평가판 신청

To read .mdl file into VHDL using system generator

조회 수: 2 (최근 30일)

이전 댓글 표시

Yella 2011년 8월 29일

0
링크

이 질문에 대한 바로 가기 링크

https://kr.mathworks.com/matlabcentral/answers/14714-to-read-mdl-file-into-vhdl-using-system-generator

I am working on SDR kit SMT8246, a product of Sundance. I am trying to simulink model file into VHDL using system generator. I have been following a guide which is actually very hard to follow... too much of matter...not in simple terms.. Can anyone plz explain me how to do? what blocks should I have in simulink to be loaded into Xilinx VHDL? What VHDL code should I write to make it happen?.. Plz give me some good examples...Possibly links to codes... as soon as possible plz... Thank u ...

댓글 수: 1
이전 댓글 -1개 표시이전 댓글 -1개 숨기기

Kaustubha Govind 2011년 8월 29일

Since you are using Xilinx System Generator, you may have better luck on Xilinx support forums.

댓글을 달려면 로그인하십시오.

이 질문에 답변하려면 로그인하십시오.

답변 (0개)

이 질문에 답변하려면 로그인하십시오.

카테고리

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

Help Center 및 File Exchange에서 Xilinx FPGA and SoC Devices에 대해 자세히 알아보기

태그

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

평가판 신청