Normalized Reciprocal HDL Optimized
Libraries:
FixedPoint Designer HDL Support /
Math Operations
Description
The Normalized Reciprocal HDL Optimized block computes the normalized reciprocal of u, returned as y and e such that 0.5 < y ≤ 1 and 2^{e}y = 1/u.
If u = 0 and u is a fixedpoint or scaleddouble data type, then y = 2 – eps(y) and e = 2^{nextpow2(w)} – w + f, where
w
is the word length of u and f is the fraction length of u.If u = 0 and u is a floatingpoint data type, then y =
Inf
and e = 1.
Examples
How to Use HDL Optimized Normalized Reciprocal
How and when to use the normalizedReciprocal
function and the Normalized Reciprocal HDL Optimized block to compute the normalized reciprocal of an input.
Customize Output Value of Real Divide HDL Optimized Block When Denominator Is Zero
Use the divideByZero port to customize the value of the block output when division by zero occurs.
Ports
Input
u — Value to take normalized reciprocal of
real scalar
Value to take the normalized reciprocal of, specified as a real scalar.
Slopebias representation is not supported for fixedpoint data types.
Data Types: single
 double
 fixed point
validIn — Whether input is valid
Boolean
scalar
Whether input is valid, specified as a Boolean scalar. This control signal
indicates when the data from the u input
port is valid. When this value is 1
(true
), the
block captures the value at the u input port. When this value is
0
(false
), the block ignores the input
samples.
Data Types: Boolean
Output
y — Normalized reciprocal
scalar
Normalized reciprocal that satisfies 0.5 < y ≤ 1 and 2^{e}y = 1/u, returned as a scalar.
If the input at port u is a signed fixedpoint or scaleddouble data type with word length w, then y is a signed fixedpoint or scaleddouble data type with word length w and fraction length w – 2.
If the input at port u is an unsigned fixedpoint or scaleddouble data type with word length w, then y is an unsigned fixedpoint or scaleddouble data type with word length w and fraction length w – 1.
If the input at port u is a double, then y is a double.
If the input at port u is a single, the y is a single.
Data Types: single
 double
 fixed point
e — Exponent
integer scalar
Exponent that satisfies 0.5 < y ≤ 1 and 2^{e}y = 1/u, returned as an integer scalar.
Data Types: int32
divideByZero — Whether value at output is the result of division by zero
Boolean
scalar
Since R2024b
Whether the values at the y and
e output
ports are the result of a division by zero operation, returned as a Boolean scalar.
When the value of this signal is 1
(true
), the
corresponding output values at the y and e ports are the
result of division by zero. When the value of this signal is 0
(false
), the corresponding output values at the y
and e ports are the result of division by a nonzero value.
Whether the divisor u is
zero, returned as a Boolean scalar. When the value of this signal is
1
(true
), the input at the u port
is zero, resulting in a divide by zero operation. When the value of this signal is
0
(false
), the input at the u
port is a nonzero value.
Dependencies
To enable this port, select the Show divide by zero port parameter.
Tips
See Division by Zero Behavior for a description of the default divide by zero behavior.
Data Types: Boolean
validOut — Whether output data is valid
Boolean
scalar
Parameters
Show divide by zero port — Whether to show the divideByZero
port
off
(default)  on
Since R2024b
Select this parameter to show the divideByZero port.
Programmatic Use
To set the block parameter value programmatically, use
the set_param
function.
To get the block parameter value
programmatically, use the get_param
function.
Parameter:  dbzPort 
Values:  0 (false) (default)  1 (true) 
Data Types:  logical 
Example: set_param(gcb,"dbzPort",1)
Automatically select CORDIC maximum shift value based on input word length — Automatically select CORDIC maximum shift value based on input word length
on
(default)  off
Since R2024b
Automatically select CORDIC maximum shift value based on input word length. When
this parameter is selected, the default CORDIC maximumShiftValue
is
equal to wl  1
, where wl = u.WordLength +
~issigned(u)
.
Programmatic Use
To set the block parameter value programmatically, use
the set_param
function.
To get the block parameter value
programmatically, use the get_param
function.
Parameter:  autoMaximumShiftVal 
Values:  on (default)  off 
Data Types:  char  string 
Example: set_param(gcb,"autoMaximumShiftVal","off")
CORDIC maximum shift value — Maximum shift value of hyperbolic vectoring CORDIC
wl  1
(default)  10
 positive integervalued scalar
Since R2024b
Maximum shift value of hyperbolic vectoring CORDIC, specified as a positive
integervalued scalar. The default value for this parameter is wl 
1
, where wl = u.WordLength + ~issigned(u)
.
Dependencies
To enable this parameter, deselect the Automatically select CORDIC maximum shift value based on input word length parameter.
Tips
See Customizable Pipelining for more information.
Programmatic Use
To set the block parameter value programmatically, use
the set_param
function.
To get the block parameter value
programmatically, use the get_param
function.
Parameter:  maximumShiftValue 
Values:  10 (default)  positive integervalued scalar 
Data Types:  char  string 
Example: set_param(gcb,"maximumShiftValue","10")
Number of iterations per pipeline register — Number of CORDIC iterations to perform per pipeline stage
1
(default)  positive integervalued scalar
Since R2024b
Number of CORDIC iterations to perform per pipeline stage, specified as a positive integervalued scalar.
Tips
See Customizable Pipelining for more information.
See How to Interface with the Normalized Reciprocal HDL Optimized Block and Hardware Resource Utilization for more information and examples showing how this parameter impacts latency and hardware resource utilization.
Programmatic Use
To set the block parameter value programmatically, use
the set_param
function.
To get the block parameter value
programmatically, use the get_param
function.
Parameter:  nIterPerReg 
Values:  1 (default)  positive integervalued scalar 
Data Types:  char  string 
Example: set_param(gcb,"nIterPerReg","2")
More About
Algorithms
CORDIC
CORDIC is an acronym for COordinate Rotation DIgital Computer. The Givens rotationbased CORDIC algorithm is one of the most hardwareefficient algorithms available because it requires only iterative shiftadd operations (see More About). The CORDIC algorithm eliminates the need for explicit multipliers.
How to Interface with the Normalized Reciprocal HDL Optimized Block
Because of its fully pipelined nature, the Normalized Reciprocal HDL
Optimized block is able to accept input data on any cycle, including consecutive
clock cycles. To send input data to the block, the validIn
signal must be
true. When the block has finished the computation and is ready to send the output, it will
change validOut
to true for one clock cycle. For inputs set of
consecutive cycles, validOut
will also be set to true on consecutive
cycles.
The latency is defined from the input to the corresponding output. The latency depends on the input data type, as summarized in the table.
Input Type  Latency 

Fixed point or scaled double 
where
and 
Floating point  0 
Customizable Pipelining
The Normalized Reciprocal HDL Optimized block uses fullypipelined
architecture that implements iterative normalization and a CORDICbased division algorithm.
If the input u is a
fixedpoint or scaled double data type, the block uses multiple pipeline stages for
computation. If the input is a signed data type, the normalization requires
nextpow2(u.WordLength)
iterations. The number of CORDIC iterations
depends on the value of the CORDIC maximum shift
value parameter. A larger word length can provide higher resolution, but
requires more iterations to process. The Normalized Reciprocal HDL Optimized
block can perform multiple iterations per pipeline stage. This results in lower latency at
the cost of a longer critical path in the generated HDL code.
For example, if the word length of the input u is
18
, then normalization requires 5
iterations. If the
Automatically select
CORDIC maximum shift value based on input word length parameter is selected,
the CORDIC maximum shift value is 18  1 = 17
and requires
17
iterations. The total number of iterations is 5 + 17 =
22
and the latency of the block is ceil((total number of
iterations)/nIterPerReg) + 1
. If the number of iterations per pipeline register
is set to 1
, then the block latency is 23
; if the
number of iterations per pipeline register is set to 2
, then the block
latency is 12
; etc. If the number of iterations per pipeline register is
greater than the total number of required iterations, the block performs all iterations in
one pipeline stage and the total latency is minimized to 2
.
Hardware Resource Utilization
This block supports HDL code generation using the Simulink^{®} HDL Workflow Advisor. For an example, see HDL Code Generation and FPGA Synthesis from Simulink Model (HDL Coder) and Implement Digital Downconverter for FPGA (DSP HDL Toolbox).
This example data was generated by synthesizing the block on a Xilinx^{®} Zynq^{®}7000 xc7z045 SoC. The synthesis tool was Vivado^{®} v2023.1.2.
The following synthesis results show the effect of the Number of iterations per pipeline register parameter on the latency and hardware resource utilization.
nIterPerReg = 1
These parameters were used for synthesis:
Input data type:
sfix18_en10
Automatically select CORDIC maximum shift value based on input word length:
on
Number of iterations per pipeline register:
1
Target frequency: 500 MHz
Latency for this configuration: 23
Resource  Usage  Available  Utilization (%) 

Slice LUTs  586  218600  0.27 
Slice Registers  703  437200  0.16 
DSPs  0  900  0.00 
Block RAM Tile  0  545  0.00 
URAM  0  0 
Value  

Requirement  2 ns (500 MHz) 
Data Path Delay  1.74 ns 
Slack  0.109 ns 
Clock Frequency  528.82 MHz 
nIterPerReg = 2
These parameters were used for synthesis:
Input data type:
sfix18_en10
Automatically select CORDIC maximum shift value based on input word length:
on
Number of iterations per pipeline register:
2
Target frequency: 300 MHz
Latency for this configuration: 12
Resource  Usage  Available  Utilization (%) 

Slice LUTs  470  218600  0.22 
Slice Registers  374  437200  0.09 
DSPs  0  900  0.00 
Block RAM Tile  0  545  0.00 
URAM  0  0 
Value  

Requirement  3.3333 ns (300 MHz) 
Data Path Delay  2.65 ns 
Slack  0.676 ns 
Clock Frequency  376.32 MHz 
nIterPerReg = 3
These parameters were used for synthesis:
Input data type:
sfix18_en10
Automatically select CORDIC maximum shift value based on input word length:
on
Number of iterations per pipeline register:
3
Target frequency: 200 MHz
Latency for this configuration: 9
Resource  Usage  Available  Utilization (%) 

Slice LUTs  451  218600  0.21 
Slice Registers  281  437200  0.06 
DSPs  0  900  0.00 
Block RAM Tile  0  545  0.00 
URAM  0  0 
Value  

Requirement  5 ns (200 MHz) 
Data Path Delay  3.863 ns 
Slack  1.13 ns 
Clock Frequency  258.40 MHz 
Extended Capabilities
C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.
Slopebias representation is not supported for fixedpoint data types.
HDL Code Generation
Generate VHDL, Verilog and SystemVerilog code for FPGA and ASIC designs using HDL Coder™.
HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.
This block has one default HDL architecture.
General  

ConstrainedOutputPipeline  Number of registers to place at
the outputs by moving existing delays within your design. Distributed
pipelining does not redistribute these registers. The default is

In R2024b: FlattenHierarchy  Remove PWM Reference Generator block hierarchy from
generated HDL code. The default is 
InputPipeline  Number of input pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

OutputPipeline  Number of output pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

Supports fixedpoint data types only.
Version History
Introduced in R2020aR2024b: Custom pipelining, improved latency and resource utilization, optional divide by zero port
Several improvements have been made to the Normalized Reciprocal HDL Optimized block:
Custom pipelining is supported via the new CORDIC maximum shift value and Number of iterations per pipeline register parameters.
The latency of this block has been reduced. Latency depends on the specified data type and pipeline configuration. See How to Interface with the Normalized Reciprocal HDL Optimized Block for more information.
HDL resource utilization has been further optimized to require fewer hardware resources. See Hardware Resource Utilization for example synthesis results.
An optional divideByZero port has been added to output a flag when the corresponding output is a result of division by zero.
MATLAB 명령
다음 MATLAB 명령에 해당하는 링크를 클릭했습니다.
명령을 실행하려면 MATLAB 명령 창에 입력하십시오. 웹 브라우저는 MATLAB 명령을 지원하지 않습니다.
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list:
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
 América Latina (Español)
 Canada (English)
 United States (English)
Europe
 Belgium (English)
 Denmark (English)
 Deutschland (Deutsch)
 España (Español)
 Finland (English)
 France (Français)
 Ireland (English)
 Italia (Italiano)
 Luxembourg (English)
 Netherlands (English)
 Norway (English)
 Österreich (Deutsch)
 Portugal (English)
 Sweden (English)
 Switzerland
 United Kingdom (English)