QPSK Demodulator Baseband
Demodulate QPSKmodulated data
Libraries:
Communications Toolbox /
Modulation /
Digital Baseband Modulation /
PSK
Communications Toolbox HDL Support /
Modulation /
PM
Description
The QPSK Demodulator Baseband block demodulates a signal that was modulated using the quadrature phase shift keying method (QPSK) method. The input is a baseband representation of the modulated signal.
The input must be a complex signal. This block accepts a scalar or column vector input signal. For information about the data types, see Supported Data Types.
Examples
Demodulate Noisy QPSK Signal
Modulate and demodulate a noisy QPSK signal.
The doc_qpsk_demod
model QPSKmodulates random frames of binary data, adds noise to the modulated data, QPSKdemodulates the data, and then calculates the error rate of the received signal.
Running the simulation saves error rate results to the base workspace in the 1by3 row vector, ErrorVec
. The first element holds the bit error rate (BER).
The AWGN Channel block has Eb/N0 set to 4.3 dB. Run the model to display the error statistics. For an Eb/N0 of 4.3 dB, the resultant BER is approximately 0.01. Your results might vary slightly.
ans = 0.0104
Increase Eb/N0 for the AWGN to 7 dB. Rerun the simulation, and observe that the BER has decreased.
ans = 7.0000e04
Ports
Input
In — Input QPSKmodulated signal
scalar  vector
Input QPSKmodulated signal, specified as a complexvalued scalar or vector containing the baseband representation of a QPSKmodulated signal. When the noise variance or signal power result in computations involving extreme positive or negative magnitudes, see SoftDecision QPSK Demodulation for demodulation decision type considerations.
This port in unnamed on the block until you enable the Var port.
Data Types: double
 single
 fixed point
Complex Number Support: Yes
Var — Noise variance estimate
positive scalar
Noise variance estimate, specified as a positive scalar.
When the noise variance or signal power result in computations involving extreme positive or negative magnitudes, see SoftDecision QPSK Demodulation for demodulation decision type considerations.
Dependencies
This parameter applies when you set Noise variance source to
Port
.
Data Types: double
 single
Output
Out — Output signal
scalar  column vector
Output signal, returned as a scalar or column vector. The output is a demodulated version of the PSKmodulated input signal, In.
When you set Output type to
Integer
, the returned output signal elements are integers in the range [0, 3].When you set Output type to
Bit
, the returned output signal contains a vector with an even number of elements because QPSK has 2 bits per symbol.
This port in unnamed on the block.
Data Types: double
 single
 int8
 int16
 int32
 uint8
 uint16
 uint32
 Boolean
 fixed point
Parameters
To edit block parameters interactively, use the Property Inspector. From the Simulink^{®} Toolstrip, on the Simulation tab, in the Prepare gallery, select Property Inspector.
Main
Output type — Integer or bit pair output indicator
Integer
(default)  Bit
Integer or bit pair output indicator, specified as
Integer
or Bit
.
When you set Output type to
Integer
and Constellation ordering toBinary
, the block maps the point e^{(jϕ + jπm/2)} to m, where ϕ is the phase offset in radians (Phase offset (rad)) and m is 0, 1, 2, or 3.When you set Output type to
Bit
and Decision type toHard decision
, the output contains pairs of binary values. The most significant bit (topmost bit in the vector) is the first bit the block outputs.When you set Output type to
Bit
and Decision type toLoglikelihood ratio
orApproximate loglikelihood ratio
, the output contains bitwise LLR or approximate LLR values, respectively.
Decision type — Demodulator output
Hard decision
(default)  Loglikelihood ratio
 Approximate loglikelihood ratio
Demodulator output, specified as Hard
decision
, Loglikelihood
ratio
, or Approximate loglikelihood
ratio
. The LLR and approximate LLR outputs are used
with error decoders that support softdecision inputs, such as a Viterbi Decoder, to achieve
superior performance. For more information, see Algorithms.
The output values for Loglikelihood ratio
and Approximate loglikelihood ratio
decision
types are of the same data type as the input values.
Dependencies
This parameter applies when you set Output type to Bit
.
Noise variance source — Source of noise variance estimate
Dialog
(default)  Port
Source of noise variance estimate, specified as one of these options:
To define the noise variance by using the Noise variance parameter, set this parameter to
Dialog
.To define the noise variance by using the Var port, set this parameter to
Port
.
Dependencies
This parameter applies when you set Decision type to Loglikelihood
ratio
or Approximate loglikelihood
ratio
.
Noise variance — Noise variance estimate
1
(default)  positive scalar
Noise variance estimate, specified as a positive scalar.
When the noise variance or signal power result in computations involving extreme positive or negative magnitudes, see SoftDecision QPSK Demodulation for demodulation decision type considerations.
This parameter is tunable in normal mode, accelerator mode and rapid accelerator mode. If you use the Simulink Coder™ rapid simulation (RSIM) target to build an RSIM executable, then you can tune the parameter without recompiling the model. Avoiding recompilation is useful for Monte Carlo simulations in which you run the simulation multiple times (perhaps on multiple computers) with different amounts of noise.
Tunable: Yes
Dependencies
This parameter applies when you set Noise variance source to
Dialog
.
Constellation ordering — Symbol mapping
Gray
(default)  Binary
Symbol mapping of integer or bit pair outputs, specified as
Gray
or
Binary
.
To map symbols using Graycoded ordering, set this parameter to
Gray
.To map symbols using binarycoded ordering, set this parameter to
Binary
.
Phase offset (rad) — Phase offset of zeroth point
pi/4
(default)  scalar
Phase of the zeroth point of the signal constellation in radians, specified as a scalar.
Data Types
Output — Output data type
Same as input
Output data type is the same as the input data type.
Dependencies
This setting applies when you set Output type to Bit
and
Decision type to Loglikelihood
ratio
or Approximate loglikelihood
ratio
.
Output data type — Output data type
Inherit via internal
rule
(default)  Smallest unsigned integer
 double
 single
 int8
 uint8
 int16
 uint16
 int32
 uint32
 boolean
Output data type of the demodulated signal, specified as one of these options:
For integer outputs, the output data type can be set to
'Inherit via internal rule'
,'Smallest unsigned integer'
,double
,single
,int8
,uint8
,int16
,uint16
,int32
, oruint32
.For bit outputs, when you set Decision type to
Hard decision
, the output data type can be set to'Inherit via internal rule'
,'Smallest unsigned integer'
,double
,single
,int8
,uint8
,int16
,uint16
,int32
,uint32
, orboolean
.
When you set this parameter to 'Inherit via internal
rule'
, the block inherits the output data type from the
input port.
If the input is a floatingpoint type (
single
ordouble
), the output data type is the same as the input data type.If the input data type is fixedpoint, the output data type works as if this parameter is set to
'Smallest unsigned integer'
.
When you set this parameter to 'Smallest unsigned
integer'
, the output data type is based on the settings
that you use in the Hardware Implementation pane of
the Configuration Parameters dialog box of the model.
If
ASIC/FPGA
is selected in the Hardware Implementation pane, and you set Output type toBit
, the output data type is the ideal minimum onebit size (ufix(1)
). For all other selections, it is an unsigned integer with the smallest available word length large enough to fit 1 bit, usually corresponding to the size of a char (for example,uint8
).If
ASIC/FPGA
is selected in the Hardware Implementation pane, and you set Output type toInteger
, the output data type is the ideal minimum twobit size (ufix(2)
). For all other selections, it is an unsigned integer with the smallest available word length large enough to fit 2 bits, usually corresponding to the size of a char (for example,uint8
).
For information about specifying data types, see Data Type Assistant.
Dependencies
This parameter applies when you set Output type to Integer
or Output type to
Bit
and Decision type to Hard
decision
.
Block Characteristics
Data Types 

Multidimensional Signals 

VariableSize Signals 

^{a} Fixedpoint inputs must be signed. ^{b} When ASIC/FPGA is selected in the Hardware Implementation Pane, output is ufix(1) for bit outputs, and ufix(ceil(log2(M))) for integer outputs. 
More About
IntegerValued Signals and BinaryValued Signals
If you set the Output
type parameter to Integer
, then output
values are 0, 1, 2, and 3. When you set Constellation
ordering to Binary
for output
m the output symbol is e^{j(ϕ + πm/2)}, where ϕ is the phase offset (Phase
offset). In this case, the block accepts a scalar or column vector
signal.
If you set the Output type parameter to
Bit
, the output contains pairs of binary values. For
this configuration, the block outputs column vectors with even lengths. When you set
the Phase offset
(rad) parameter to π/4, then the block uses one of the signal
constellations in the following figure, depending on whether you set the
Constellation ordering parameter to
Binary
or Gray
.
This figure shows the binarycoded and Graycoded constellation ordering. In this figure, the most significant bit is the leftmost bit and is the first bit input to the block.
Supported Data Types
Port  Supported Data Types 

Input 

Var 

Output 

Data Type Assistant
The Data Type Assistant helps you set data attributes. To use the Data Type Assistant, click . For more information, see Specify Data Types Using Data Type Assistant (Simulink).
Algorithms
HardDecision QPSK Demodulation
The signal preprocessing required for QPSK demodulation depends on the configuration.
This figure shows the harddecision QPSK demodulation signal diagram for the trivial phase offset (odd multiple of π/4) configuration.
This figure shows the harddecision QPSK demodulation floatingpoint signal diagram for the nontrivial phase offset configuration.
This figure shows the harddecision QPSK demodulation fixedpoint signal diagram for the nontrivial phase offset configuration.
SoftDecision QPSK Demodulation
For soft demodulation, two softdecision loglikelihood ratio (LLR) algorithms are available: exact LLR and approximate LLR. The exact LLR algorithm is more accurate but has slower execution speed than the approximate LLR algorithm. For further description of these algorithms, see the Hard vs. SoftDecision Demodulation topic.
Note
The exact LLR algorithm computes exponentials using finite precision arithmetic. For computations involving very large positive or negative magnitudes, the exact LLR algorithm yields:
Inf
orInf
if the noise variance is a very large valueNaN
if the noise variance and signal power are both very small values
The approximate LLR algorithm does not compute exponentials. You can avoid
Inf
, Inf
, and NaN
results by using
the approximate LLR algorithm.
Extended Capabilities
C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.
HDL Code Generation
Generate VHDL, Verilog and SystemVerilog code for FPGA and ASIC designs using HDL Coder™.
HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.
This block has one default HDL architecture.
ConstrainedOutputPipeline  Number of registers to place at
the outputs by moving existing delays within your design. Distributed
pipelining does not redistribute these registers. The default is

InputPipeline  Number of input pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

OutputPipeline  Number of output pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

Version History
Introduced before R2006a
MATLAB 명령
다음 MATLAB 명령에 해당하는 링크를 클릭했습니다.
명령을 실행하려면 MATLAB 명령 창에 입력하십시오. 웹 브라우저는 MATLAB 명령을 지원하지 않습니다.
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list:
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
 América Latina (Español)
 Canada (English)
 United States (English)
Europe
 Belgium (English)
 Denmark (English)
 Deutschland (Deutsch)
 España (Español)
 Finland (English)
 France (Français)
 Ireland (English)
 Italia (Italiano)
 Luxembourg (English)
 Netherlands (English)
 Norway (English)
 Österreich (Deutsch)
 Portugal (English)
 Sweden (English)
 Switzerland
 United Kingdom (English)