답변 있음
FPGA: Advantages coding conversion using HDL coder vs. direct coding in VHDL/Verilog
HDL Coder will generate bit true and cycle accurate HDL code from your Simulink or MATLAB design. It is not a synthesis tool; it...

11년 초과 전 | 0

| 수락됨

답변 있음
How to convert Simulink project into Verilog or VHDL coding?
<http://www.mathworks.com/products/hdl-coder/ HDL Coder> will allow you to generate either VHDL or Verilog HDL code from either ...

11년 초과 전 | 0

| 수락됨

답변 있음
Function 'inv' is not supported in HDL coder.
The short answer is that the function call to |inv| is not supported by HDL Coder, just like the message you received says. The ...

11년 초과 전 | 0

답변 있음
How to convert squareroot and arctan function to VHDL?
How would you implement this *not* on hardware, using the same set of operators that you have available? There are series expans...

11년 초과 전 | 0

답변 있음
While using HDL coder in simulink received this error: Cannot find the implementation for block 'Filename/scope'
'Filename/scope' should never appear; the 'Filename' portion doesn't make any sense; that should be the name of a Simulink libra...

11년 초과 전 | 0

답변 있음
connecting BPSK modulator to DAC
A DAC will need to be outside your synthesized design; HDL Coder does not generate code to convert from digital to analog. Ther...

11년 초과 전 | 0

| 수락됨

답변 있음
How can I create a testbench for recording and processing an audio signal??
For a MATLAB to HDL code project, you should be able to divide your code into your design (that will ultimately be placed on a F...

11년 초과 전 | 0

| 수락됨

답변 있음
Problem with simulink and HDL coder
It sounds as if the HDL data associated with your Stateflow.MATLAB Function block may have become damaged. I don't know if this ...

11년 초과 전 | 0

| 수락됨

답변 있음
Software Tools needed to develop Xilinx FPGA solution
Very briefly, these are the capabilities offered by the MathWorks tools you mention. # HDL Coder--HDL code generation from Si...

11년 초과 전 | 0

답변 있음
Error with HDL Coder
There are three fairly clear messages reported here. 1) Single-precision types are not supported. This is just a message, not...

11년 초과 전 | 0

| 수락됨

답변 있음
implement a circuit in m.file
I can't help you with your domain issues, but you will need HDL Coder in order to convert a MATLAB file to VHDL or Verilog. I su...

11년 초과 전 | 0

답변 있음
HDL Coder Undefined variable "emlhdlcoder" or class "emlhdlcoder.hdlverifier.getFILBoardList".
It sounds like HDL Verifier is not installed. Can you check to see if you have it installed? If it is you should see something s...

11년 초과 전 | 0

답변 있음
Subscripting into an empty matrix is not supported using For Loop and if Statement
You don't really have enough information to go on here. Some clarifying questions: # What is the exact text of the error, and...

11년 초과 전 | 0

답변 있음
No of Pipeline Stages in Verilog coming from an m file (or latency)
The short answer is that the conversion of the original untimed MATLAB code to sequential HDL requires multiple clock cycles to ...

11년 초과 전 | 0

| 수락됨

답변 있음
No of Pipeline Stages in Verilog coming from an m file (or latency)
The latency of a HDL Coder design should be output onto the Workflow Advisor output pane, on the HDL Code Generation tab. It wil...

11년 초과 전 | 0

답변 있음
error generating VHDL code using HDL coder
HDL Coder comes with an extensive set of documentation that includes information on using the tools, configuring the tools, sett...

11년 초과 전 | 0

답변 있음
HDL Resource Untilization does not match Synthsis Ouput
The short answer: no, there is no such setting. The resource reporting in HDL Coder correlates strongly with a textual analys...

11년 초과 전 | 0

| 수락됨

답변 있음
simple matlab code to VHDL code
The ability to convert MATLAB code directly to HDL code was added to the product with R2012a. With R2010a, the product was named...

11년 초과 전 | 0

답변 있음
Interfacing BPSK modulator to SPI DA converter
I'm not sure if you are asking about a portion of yiour design, or the actual hardware that has been synthesized and the bitstre...

11년 초과 전 | 0

| 수락됨

답변 있음
m.file to VHDL
The error messages read clear to me. You need to: # Remove the use of *cell arrays* # Convert your script to a function (yo...

11년 초과 전 | 0

답변 있음
RAM Mapping failed in HDL Coder
The warning is just that; a warning. The generated code should be perfectly fine. The design will use distinct registers for eac...

11년 초과 전 | 0

답변 있음
How to Change the data type of MATLAB user defined function block in SIMULINK to a fixed point 8 bit or 16 bit
There are many ways to do this. The most direct will be to define the data type of the MATLAB Function block output using the Mo...

11년 초과 전 | 1

답변 있음
Excessive use of resources by vhdl converted file from MATLAB (HDL CODER)
You can investigate Loop Streaming to see if it will address your issue. If it does not do so using the native matrix '+', you m...

11년 초과 전 | 0

답변 있음
Simulink & System Generator USRP N210 problem
As you have discovered, the Cumulative Sum block is not supported for HDL code generation. You will need to decompose the parti...

11년 초과 전 | 0

답변 있음
Does HDL coder supports Image processing tool box ???
HDL Coder does not currently support any blocks from the Image Processing Toolbox.

11년 초과 전 | 0

답변 있음
problems with HDL coder
You need to write each variable before reading it. Is this occurring? HDL Coder requires some sort of typing information in orde...

11년 초과 전 | 0

답변 있음
HDL code generation for rem and mod function in matlab simulink model
The blocks and modes of the blocks that are supported are documented in the HDL Coder documentation. If you are having difficult...

11년 초과 전 | 0

답변 있음
I have following queries please resolve .
In general you do not want to use double data types anywhere in the HDL portion of your Simulink design. Floating point values a...

11년 초과 전 | 0

답변 있음
HDL Coder Pipeline Sample Rate
HDL Coder has a diverse set of pipeline capabilities. It can add input and output pipelines, distribute delays automatically, en...

11년 초과 전 | 0

답변 있음
How to generate a HDL code for a buck converter using Mtalab simulink and xilinx system Generator
HDL Coder does not support SimPowerSystems components. This is logical; you cannot synthesize power components onto a FPGA. You ...

11년 초과 전 | 1

| 수락됨