How to have multiple clock inputs on IP Core generated by HDL Coder?
조회 수: 2 (최근 30일)
이전 댓글 표시
I need to have 2 clock inputs on IP Core generated by HDL Coder.
Vivado allows it, but HDL Coder flags an error and demands to change settings to a single clock input.
Why would HDL Coder do that while Xilinx allows IP Core with multiple clock inputs?
Any adwise?
댓글 수: 0
답변 (0개)
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!