Optimization

Resource usage, clock speed, chip area, latency

Filter Design HDL Coder™ provides filter optimization options to improve speed or area of the hardware implementation of the generated HDL code. The default filter implementation is a fully parallel architecture with multipliers included. Use these optimizations to modify the implementation of your filter in HDL:

Pipeline registers — See Improving Filter Performance with Pipelining.
Partly or fully serial architecture — See Speed vs. Area Tradeoffs.
Distributed arithmetic (DA) architecture — See Distributed Arithmetic for FIR Filters.
Canonical signed digit (CSD) or factored CSD techniques — See CSD Optimizations for Coefficient Multipliers.

Functions

`hdlfilterdainfo`	Distributed arithmetic information for filter architectures
`hdlfilterserialinfo`	Serial partition information for filter architectures

Properties

HDL Optimization Properties

Optimize speed or area of generated HDL code

Topics

Speed vs. Area Tradeoffs
Specify parallel, serial, partly serial, and cascade architectures for filters. Learn about optimization tradeoffs resulting from these choices.
Distributed Arithmetic for FIR Filters
Use distributed arithmetic to achieve efficient multiply-accumulate circuitry for FIR filters.
Architecture Options for Cascaded Filters
Describes architecture options for cascaded filters: serial, distributed arithmetic, and parallel.
CSD Optimizations for Coefficient Multipliers
Use canonical signed digit (CSD) or factored CSD techniques to optimize multiplier operations.
Improving Filter Performance with Pipelining
Optimize your generated filter code for speed by generating pipeline registers.
Overall HDL Filter Code Optimization
Global optimization and how to handle numeric differences between optimized HDL code and the original design.
Optimized FIR Filter
Design an optimized FIR filter, generate Verilog code for the filter, and verify the Verilog code with a generated test bench.

Featured Examples

HDL Serial Architectures for FIR Filters

Illustrates how to generate HDL code for a symmetrical FIR filter with fully parallel, fully serial, partly serial, and cascade-serial architectures for a lowpass filter for an audio filtering application.

Open Live Script

HDL Distributed Arithmetic for FIR Filters

Illustrates how to generate HDL code for a lowpass FIR filter with Distributed Arithmetic (DA) architecture.

Open Live Script