how does the simulink design verifier creates test case

조회 수: 3(최근 30일)
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna

채택된 답변

Pat Canny
Pat Canny 2020년 7월 30일
Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat

추가 답변(0개)

제품


릴리스

R2016b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by