Documentation

Custom IP Core Generation

Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board

HDL Coder™ can generate a custom HDL IP core that you can deploy to the devices. You can integrate the generated IP core into the default system reference design or into your own custom reference design that you register for the board.

Topics

Generate an IP Core for Zynq-7000 Platform from Simulink

IP core generation for Zynq® platform from Simulink®

Generate an IP Core for Zynq-7000 Platform from MATLAB

IP core generation for Zynq platform from MATLAB®

Custom IP Core Generation (HDL Coder)

Using the HDL Workflow Advisor, you can generate a custom IP core from a model or algorithm.

Custom IP Core Report (HDL Coder)

You generate an HTML custom IP core report by default when you generate a custom IP core.

IP Caching for Faster Reference Design Synthesis (HDL Coder)

Use IP caching to speed up reference design synthesis time by using an out-of-context workflow.

Featured Examples