Main Content

Custom IP Core Generation

Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board

HDL Coder™ can generate a custom HDL IP core that you can deploy to the Intel® SoC devices. You can integrate the generated IP core into the default system reference design or into your own custom reference design that you register for the board.

Topics

Troubleshooting

Resolve Timing Failures in IP Core Generation and Simulink Real-Time FPGA I/O Workflows

Resolve timing failures in Build FPGA Bitstream step of IP Core Generation Workflow or Simulink Real-Time FPGA I/O Workflow for Vivado-Based Boards.