




Unleashing the Power of FPGAs through Model-Based Design

Nabeel Shirazi
Senior Director
System Level Design Tools




Intersection of Applications, Devices, and Tools



➤ In the Beginning: FPGAs for 3G Wireless Radios


- Key application: Digital Baseband Pre-Distortion
 - Enables use of cost effective non-linear power amplifiers
 - Lowers spectral noise floor
- Why FPGAs:
 - Custom memory hierarchy and parallel processing
 - Enabled 3X cost reduction vs. analog implementations
- Programming Model:
 - Simulink for algorithm development
 - Traditional FPGA tools for implementation



➤ Bridging the Gap between Simulink and FPGAs

System Architects & Algorithm Designers

Hardware Designer




Simulink with
Xilinx System Generator
Blockset



Manual translation


RTL
code

FPGA
Tools



FPGA

➤ Why Model-Based Design



- Natural way to express parallelism
- Debug and test at the model level
- Reduce number hardware iterations
- Share models across different disciplines – FPGA, RF, Communications

BAE Systems Achieves 80% Reduction in SW-defined Radio Development Time

645 hrs:


VHDL Expert using traditional design flow

vs.

46 hrs:


Engineer with Simulink + System Generator flow

Meeting Today's Challenges



➤ 5G Wireless Radio Challenges

5G Complexity is 100X 4G
Still Evolving Standard



New Technologies in 5G


- > Multi-user Massive MIMO
- > New beamforming technology
- > Millimeter wave transmission

Zynq RFSoc Devices for 5G Applications

Remote Radio Head & Fixed Wireless Access


Enabling Massive-MIMO
2D Antenna Arrays

Consumer Endpoints



Wireless Backhaul

Enabling Throughput for mmWave Transmission




Baseband

Maximizing Throughput in Baseband Pools



RFSoc

Heterogeneous Multi-processing



Analog-to-Digital Converters
Up to 4 GSPS



Soft Decision Forward Error Correction

Digital-to-Analog Converters
Up to 6.4 GSPS

5G Design in MATLAB & Simulink

5G Toolbox

- End-to-End Link-Level Simulation
- Waveform Generation and Analysis
- Golden Reference Design Verification



Avnet RFSoc Explorer


- Generate stimuli
- Setup of device
- Analyze signals from H/W

The screenshot shows the Avnet RFSoc Explorer software interface. It features a central signal plot displaying a CW tone signal in the frequency domain. The interface includes various control panels for signal source selection (CW Tone or 5G NR Waveform), interpolation, complex mixer, and clocking. A 5G Waveform Selector panel is visible on the right, showing a list of waveforms and their parameters. The Avnet logo and tagline "Reach Further" are prominently displayed at the top right.

➤ Super Sample Rate Processing in SysGen

Before:


Input Serial Data Rate of 1.5 GHz



SSR = 3 Device Data Rate: 500MHz

After:

With SSR support of vectorized blocks




Zynq MPSoC for Embedded Vision

Zynq MPSoC

Power budget: 5W

Cost budget: \$10-\$40



Driver Assistance Example:


Sensor input



Deep learning based perception



Path planning



Automatic braking




Latency < 30 ms


Moving Up in Abstraction: Model Composer Blockset with OpenCV

The screenshot displays the Simulink Library Browser interface for the Xilinx Model Composer/Computer Vision blockset. The left sidebar shows a tree view of the library structure, with the 'Xilinx Model Composer' folder highlighted in red. The main area displays a grid of 20 blocks, each with a yellow icon and a label. The 'Dilation' and 'Erosion' blocks are highlighted with red boxes. The 'Xilinx Model Composer' folder in the sidebar is also highlighted with a red box.

Block Name	Block Name	Block Name	Block Name	Block Name
2-D Convolution	Bilateral Filter	Dense NonPyramidal LK Optical Flow	Dilation	Erosion
FAST Corner Detection	Gaussian Blur	Gradient Magnitude	Gradient Phase	Histogram
Histogram Equalization	HOG Descriptor	Integral Image	Mean & Std Deviation	Median Blur Filter
MinMax Location	Otsu Thresholding	Pyramid Down	Pyramid Up	Remap
Resize	Sobel Filter	Stereo Local Block Matching	Warp Transform	Window Processing




yellow t
V: 480x






The Road Ahead

AI, AI, and More AI



AI/Machine Learning: Training vs. Inference

TAM \$B Training Data Center Inference Edge Inference



Barclays Research, Company Reports May 2018

The screenshot shows the 'Neural Network Training (ntraintool)' window. It displays a neural network architecture with 13 input nodes, 20 hidden nodes, and 1 output node. The training process is currently at epoch 0, with 12 iterations completed out of 1000. The performance metrics are as follows:

Metric	Current Value	Target Value
Performance	517	0.00
Gradient	1.78e+03	1.00e-07
Mu	0.00100	1.00e+10
Validation Checks	0	6

The interface also includes a 'Plots' section with buttons for Performance, Training State, Error Histogram, and Regression. A 'Plot Interval' slider is set to 1 epoch. A green checkmark indicates a 'Validation stop'.

➤ "Dog"

➤ Machine Learning Inference Challenges



The rate of AI innovation




Performance at low latency



Low power consumption



Whole app acceleration



➤ Only **Adaptable** Hardware Addresses Inference Challenges

Custom data flow



Custom memory hierarchy



Custom precision




**Domain Specific Architectures (DSAs)
on Adaptable Platforms**

➤ Example Domain Specific Architecture: xDNN

Custom data flow
Optimized for latest CNN

Custom memory hierarchy
Optimized on-chip memory

Custom precision
Int8




➤ Adaptable Compute Acceleration Platform

A new class of devices for today and tomorrow's challenges



Software Programmability




Device Category


➤ AI Engines

Optimized for AI Inference and
Advanced Signal Processing Workloads

- >1GHz VLIW/SIMD vector processor cores
- Massive array of interconnected cores with local memory
- Coupled to adaptable hardware enabling custom memory hierarchy
- Programmable with MATLAB/Simulink via Model Composer



➤ Low-Latency CNN Inference Performance




Pruning
Technology

1.3x-8x

Performance
improvement
based on the
network

➤ Future of Model-Based Design for ACAPs



➤ Summary

Xilinx will continue to invest in Model-Based Design as a natural, productive on-ramp to our devices

Adaptable devices have a clear advantage in ML, ADAS and 5G to meet performance, latency and power requirements

The intersection of tools, silicon and platforms provides an inflection point for AI adoption

