

MATLAB EXPO 2016

KOREA


4월 28일 (목)

등록 하기 matlabexpo.co.kr



MATLAB과 Simulink를 이용한 프로그래머블 SoC 설계

이용재 부장
Application Engineering Group



Agenda


- Introduction
 - What is Zynq?
 - Design Challenges
- ZYNQ Design Process
 - MBD on Programmable SoC
 - Code Generation
 - Workflow
- Verification & Partitioning
 - Parameter Tuning
 - UDP Interface
 - Processor In the Loop
- Advanced Features
- Conclusions

Top Story


Zynq Book Reaches Top-10 Best Sellers

The *Zynq Book*, written by a team from the University of Strathclyde, Glasgow, UK, is already a tremendous success story on Amazon.com in several categories. It is a comprehensive guide to using Xilinx Zynq SoCs. It covers all aspects of development, from hardware to software implementation. The book also features a free PDF download. For more information, visit [www.xilinx.com/zynqbook](#). For more, it is a free PDF download at no extra price.

Get the free PDF download »
 Buy a hard copy on Amazon.com »
 Learn more about the Zynq SoC »




What is Zynq?



- New product family from Xilinx®
 - All Programmable System on Chip (SoC)
- FPGA Fabric + ARM® on one a single chip
 - Enables high-performance system development
 - Reduces BOM cost over multi-chip solutions

Zynq Design Challenges




- **FPGA Designers** not familiar with programming processors
- **DSP/Processor programmers** not familiar with FPGAs
- **What should run on the FPGA vs. what should run on the ARM?**
- **No established rules for hooking up the interface between FPGA and ARM processor**


How can I address these challenges and get my project onto Zynq quickly?

- *Model-Based Design* provides a single environment from requirements to prototype *seamlessly*
- A ***guided workflow*** for hardware and software development


Hardware platform to prototyping



- Board Name: **ZedBoard™**
Zynq-7000 AP SoC XC7Z020-CLG484
- Memory:
 - ✓ 512 MB DDR3
 - ✓ 256 Mb Quad-SPI Flash
 - ✓ 4 GB SD card
- Onboard USB-JTAG Programming
- 10/100/1000 Ethernet
- USB OTG 2.0 and USB-UART
- PS & PL I/O expansion (FMC, Pmod™, XADC)
- Multiple displays (1080p HDMI, 8-bit VGA, 128 x 32 OLED)
- I²S Audio CODEC



System configuration for prototyping



Support Package Installer

Select a support package to install

Action	Support Package for	Installed Version	Latest Version	Required Base Product	Supported Host Platforms
<input checked="" type="checkbox"/> Install	Arduino		3.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	BeagleBoard		3.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Gumstix Overo		1.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	LEGO MINDSTORMS NXT		3.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	PandaBoard		3.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Raspberry Pi		3.0	Simulink	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	USRP(R) Radio		5.0	Communications System Toolbox	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	Xilinx FPGA-Based Radio		1.0	Communications System Toolbox	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	ARM Cortex-M		1.0	DSP System Toolbox	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	Digilent Analog Discovery		1.0	Data Acquisition Toolbox	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Analog Devices DSPs		2.0	Embedded Coder	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Green Hills MULTI		3.0	Embedded Coder	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	Texas Instruments TI C2000		2.0	Embedded Coder	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	Xilinx Zynq-7000		1.0	Embedded Coder	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Xilinx Zynq-7000		1.0	HDL Coder	Linux (64-bit), Windows (32-bit), Window...
<input type="checkbox"/> Install	Altera FPGA Boards		2.0	HDL Verifier	Linux (64-bit), Windows (32-bit), Window...
<input type="checkbox"/> Install	Xilinx FPGA Boards		2.0	HDL Verifier	Linux (64-bit), Windows (32-bit), Window...
<input type="checkbox"/> Install	Kinect for Windows Runtime		1.6	Image Acquisition Toolbox	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	NI-Fgen		1.0	Instrument Control Toolbox	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	NI-Scope		1.0	Instrument Control Toolbox	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	Ocean Optics Spectrometers		1.0	Instrument Control Toolbox	Windows (32-bit), Windows (64-bit), Linu...
<input type="checkbox"/> Install	BitFlow NEON CL		2.0	xPC Target	Windows (32-bit), Windows (64-bit)
<input type="checkbox"/> Install	USB Video		2.0	xPC Target	Windows (32-bit), Windows (64-bit)


Installation folder: C:\MATLAB\SupportPackages\R2013bPrerelease Browse...

[Find more supported hardware](#) < Back Next > Cancel Help


Agenda

- Introduction
 - What is Zynq?
 - Design Challenges
- ZYNQ Design Process
 - MBD on Programmable SoC
 - Code Generation
 - Workflow
- Verification & Partitioning
 - Parameter Tuning
 - UDP Interface
 - Processor In the Loop
- Advanced Features
- Conclusions

Model-Based Design for Zynq




Model-Based Design for Zynq




Code Generation Scheme

Multi-Domain, Multi-Target Technology



Simulink




Stateflow

```

function [symbols, weights] = genIR(c, R, S, G)
% 1-tap adaptive equalizer using LMS or RLS algorithm
% Equalizer settings
lambda = 0.002;
Delta = 0.101;
weights = zeros(1,1);
end


for n = 1:length(R)
    u = c(n); % received sample
    y = sum(weights.*u);
    if n=length(R)
        d = R(n);
    else
        d = detect(real(y)) + 13*detect(imag(y));
    end
    % Single-tap RLS
    Delta = 1/(lambda/Delta + u'*conj(u));
    G = Delta * u';
    w = d - y; % symbol estimation error
    weights = weights + G*conj(w);
    symbols(n) = y;
end
    
```

MATLAB Function




Simscape

Multiple analyses and optimizations




Intermediate Representation (IR)



Multiple Domains

Multiple Targets

Code Generation Products for C/C++



Embedded Coder™
Automatically generate C and C++
optimized for embedded systems


Simulink® Coder™
Automatically generate C and C++ from
Simulink models and **Stateflow** charts

MATLAB® Coder™
Automatically generate C and C++ from
MATLAB code

Optimize the C/C++ code for performance

```
neon_a0 = vld1q_f32(A + j_T);  
j_T+=Row;  
neon_a1 = vld1q_f32(A + j_T);  
j_T+=Row;  
neon_a2 = vld1q_f32(A + j_T);  
j_T+=Row;  
neon_a3 = vld1q_f32(A + j_T);
```

- **SIMD intrinsics**
- **Fixed-point intrinsics**
- **Assembly**
- **Optimized libraries**



1. Optimize the generated C/C++ code
2. Use the ARM NEON Media Processing Engine

Code Generation Products for VHDL/Verilog

HDL Coder

HDL Coder™

Automatically generate synthesizable RTL code (VHDL or Verilog) from **MATLAB** code and **Simulink** Model


MATLAB Coder

MATLAB® Coder™

Automatically generate C and C++ from **MATLAB** code


HDL Coder Key Features

- **Code Generation**
 - Target-independent Synthesizable RTL Code
 - IEEE 1376 compliant VHDL®
 - IEEE 1364-2001 compliant Verilog®
- **Verification**
 - Generate HDL test-bench
 - Co-simulate with ModelSim and Incisive*
- **Design automation**
 - Synthesize using integrated Xilinx and Altera synthesis tool interface
 - Optimize for area-speed
 - Program Xilinx and Altera boards





* HDL Verifier required for co-simulation and FPGA-in-the-loop verification


Zynq Model-Based Design Workflow





Zynq Model-Based Design Workflow




Zynq Model-Based Design Workflow



Zynq Model-Based Design Workflow





Zynq Model-Based Design Workflow





- Real-time Parameter Tuning and Verification
 - External Mode
 - Processor-in-the-loop
 - UDP
- More probe and debug capability in the future

Communication between ARM & FPGA Synchronization Mode

- Defines the synchronization behavior between ARM and FPGA
- Free running mode
 - No explicit synchronization between ARM and FPGA
- Co-processing mode
 - Explicit blocking synchronization between ARM and FPGA
- Choose in HDL Workflow Advisor
 - xPC/FPGA Turnkey Workflow
 - Zynq IP Core Generation



Processor/FPGA Synchronization




Agenda

- Introduction
 - What is Zynq?
 - Design Challenges
- ZYNQ Design Process
 - MBD on Programmable SoC
 - Code Generation
 - Workflow
- Verification & Partitioning
 - Parameter Tuning
 - UDP Interface
 - Processor In the Loop
- Additional Features
- Conclusions

Verification Challenges:


- Design the test bench twice
 - 10 – to – 1 ratio of Test bench LOC – to – Design LOC (*for HDL*)
- Many stimuli-files from MATLAB
- How to analyze results?

Parameter tuning through External Mode




- Tuning model parameters and evaluate the effects of different parameter values on model results in real time.
- Helping you find the **optimal values** to achieve desired performance.


Verification through UDP Interface



Fast prototyping, iteration, and live probing/tuning directly on ZYNQ hardware




Design Partitioning for UDP




[demo](#)

Processor-In-the Loop(PIL) Verification



Help you evaluate the behavior of a candidate algorithm on the target both PS/PL and profile the execution times

Partitioning Scheme via PIL



demo

Verification Tradeoffs

Feature	External Mode	PIL	UDP
Real-time execution	✓Yes	✗No	✓Yes
Parameter tuning	✓Yes	✗No	✗No
Test bench options	✗Limited	✓Unlimited	✓Unlimited
Code verification	✗No	✓Yes	✗No
Execution profiling	✗No	✓Yes	✗No
Single model	✓Yes	✓Yes/No	✗No
Data synchronization	✗Limited	✓Yes	✗Limited

Agenda

- Introduction
 - What is Zynq?
 - Design Challenges
- ZYNQ Design Process
 - MBD on Programmable SoC
 - Code Generation
 - Workflow
- Verification & Partitioning
 - Parameter Tuning
 - UDP Interface
 - Processor In the Loop
- Advanced Features
- Conclusions

Recently updated features in R2015a/R2015b

➤ R2015a

- Internal-interface API in custom reference design
- Zynq AXI Stream support
- Support Front Digital IO of Speedgoat IO331 board
- Save target setting as model properties



➤ R2015b

- Command-line API for WFA
- Export/Import between API and WFA
- Map tunable parameters to AXI interfaces
- AXI stream vector mode
- Internal-interface API in custom reference design

Custom Board and Reference Design API for IP Core ^{R2015a} Generation Workflow


Define your own Zynq or Altera SoC Board and Reference Design

- Enable fast on-board prototyping and iteration
- Access to SW interface model generation, AXI driver, External Mode



Custom Reference design API extension for Internal Interface


- Define an interface that connects to another IP in the reference design



```
33 % add reference design internal interface
34 hRD.addInternalIOInterface( ...
35     'InterfaceID',    'ADC Data In', ...
36     'InterfaceType', 'IN', ...
37     'PortName',      'ADCDataIn', ...
38     'PortWidth',     16, ...
39     'InterfaceConnection', 'hdlcoder_adc_interface_ipcore_0/DataOut');
40
```


Zynq Streaming Interface Support

- Generate HDL IP core with AXI4-Stream interface
- Enable high speed data transfer
- Simplify streaming protocol



AXI4-Stream Vector Mode


- Modeling HW and SW together
- Automatic generation of SW DMA driver
- Focus on HW/SW Rapid Prototyping




Agenda

- Introduction
 - What is Zynq?
 - Design Challenges
- ZYNQ Design Process
 - MBD on Programmable SoC
 - Code Generation
 - Workflow
- Verification & Partitioning
 - Parameter Tuning
 - UDP Interface
 - Processor In the Loop
- Advanced Features
- Conclusions

Conclusions: Design Concept Summary



AXI4-Lite Interface



AXI4-Stream Interface

- Focus on algorithm and system design
- Stay on higher level of abstraction
- Automatic code generation and HW/SW integration
- Fast Prototyping and Easy integration with IDE
- Partitioning through Profiling

Conclusions: Related Training Summary

Training Title	Details
Signal Processing with MATLAB	Signal Analysis and Algorithm Design (2 days)
Image Processing with MATLAB	Image Analysis and Processing (2 days)
Signal Processing with Simulink	Signal Processing Based Modeling & Dynamic Simulation (3 days)
Communication System Modeling with Simulink	Communication System Modeling & Simulation (1 day)
Stateflow for Logic-Driven System Modeling	Flow Chart and FSM Modeling (2 days)
Interfacing MATLAB with C	Interfacing MATLAB and C Code via APIs (1 days)
MATLAB to C with MATLAB	using MATLAB Coder (2 days)
Embedded Coder for Product Generation	System from Simulink Model (3 days)
Generating HDL Code from Simulink	HDL Code Generation & Verification (2 days)
Programming Zynq with MATLAB and Simulink	HW/SW Co-design on Zynq (include ZedBoard) (2 days)

Questions?

Thank You