MathWorks
AUTOMOTIVE CONFERENCE 2024
Korea

모델 기반 설계에서의 ASPICE 준수방안

류성연 프로, MathWorks

MathWorks

Development of E/E Automotive Systems







Automotive SPICE® Process Reference Model



Today's Agenda



For E/E Automotive Systems Development…

- Many automotive standards for production

ASPICE

Enhance efficiency through MBD

AUTOSAR



ISO26262

MathWorks® Products Solutions Learn Company Help Center MATLAB SR

Electrification

Overview Electrification Topics AI for Electrification Customer Stories

MATLAB and Simulink for Battery Systems

Design battery packs and develop battery management systems

Free trial



Demo application:





https://www.mathworks.com/solutions/electrification/battery-systems.html

Requirements Management



Why Traceability Matters for ASPICE

Digital Thread

- **Completeness** and **Consistency** are the top challenges
  - **Completeness:** all required functionality is defined
  - **Consistency:** requirements do not conflict
- Ensure application is complete, fully tested, and meets customer requirements

- Understand the impact of requirement changes to implementation and test

Connect the Requirements Toolbox with External Sources and Tools

Import-Export & Roundtrips

.doc .xls

ReqIF



3rd-party Plug-Ins

Custom Solutions supported by MathWorks Consulting Services

Organize, Specify and Customize Requirements

Requirements Toolbox



Functional Safety Requirements from Concept Phase

Simulink Fault Analyzer

- Item definition
- **HAZOP / HARA**
- **Safety goals determinations**
- Functional safety requirements (FSR)
- Technical safety requirements (TSR)

Hazard and Operability (HAZOP)

				Potential Vehicle Level Hazard	Comment	Status
1		electrical energy from both on-board and off-board chargers 1.		None		PROPOSED
2	F1-1		Excessive acceptance of energy	Cell Overheating (Thermal Event)/Cell Venting		PROPOSED
3	F1-2					
4	F1-3					
5	F1-4					
6	F2					
7	F2-1					
8						
9						

Hazard Analysis & Risk Assessment (HARA)

	Custom ID	Function	H						ntrollability	C	ASIL
1	HVBS-HARA-1	Accepts and stores electrical energy from charger	Ce (Thermal Event)	cell and pack temperatures that would result in a thermal event 2. With External Measures	garage 2. Vehicle is on charge and un-attended 3. People are in the house 4. Probability of this scenario > 10% of operating time		event may extend beyond the car into the living area of the house 2. Severe and life-threatening injuries (survival probable) are possible		situation is normally controllable with external measures (fire alarms), as people will be alerted to the event.	C2	B
2	HVBS-HARA-2		Cell Overheating (Thermal Event)	1. Effect will be higher cell and pack temperatures that would result in a thermal event 2. Without External Measures	1. Vehicle is home in the garage 2. Vehicle is on charge and un-attended 3. People are in the house 4. Probability of this scenario > 10% of operating time	E4	1. Thermal event may extend beyond the car into the living area of the house 2. Severe and life-threatening injuries (survival probable) are	S2	This situation cannot be controlled by the majority of the people involved, as they may not be alert to the event	C3	C

Safety Goals

HVBS_SafetyGoals

1	HVBS-SafG-00...	Prevent thermal runaway
2	HVBS-SafG-00...	Prevent unintended loss of high-voltage p...
3	HVBS-SafG-00...	Prevent all electric shocks
4	HVBS-SafG-00...	Prevent cell venting

QM

QM

Elicit and Elaborate Requirements through Bi-directional Links

Stakeholder Requirements

System Requirements

Software Requirements

Test Requirements



Use Traceability Diagrams and Matrixes to Check for Consistency and Completeness

Traceability Diagrams



Traceability Matrix



Requirements Traceability Report

Simulink Report Generator

- Provides overview of model objects linked with requirements
  - Traceability to high level requirements
  - Required for A-SPICE, CMMI, DO-178B, DO-254, IEC 61508, ISO 26262 etc.
  - Helps find objects with incorrect, incomplete, ambiguous or missing requirements



Architecture Design



Develop Architectural Design Models with System Composer



Ensure Consistency with Tool Support for Bidirectional Traceability

Requirements ↔ Architecture



Requirements Editor

Architecture ↔ Architecture



Allocation Editor

Software Architectural Design Models with System Composer





- AUTOSAR development with MBD





Analyze System Architecture with Autogenerated Custom Views





Component Diagram | Component Hierarchy | Architecture Hierarchy

DIAGRAM



Describe Dynamic Behavior using **Sequence Diagram**

- Describe system behavior as interactions between components through message exchanges



- Create lifelines to represent components, add messages between lifelines and use message labels to describe interactions.
- Describe client-server interactions, and gates connecting to root architecture ports.
- Simulate, and validate sequence diagrams to verify the system design.

https://www.mathworks.com/help/systemcomposer/ug/simulate-sequence-diagrams.html

Describe System Behavior using **Activity Diagrams**

- Validate (via simulation) system behaviors defined as a controlled flow of actions



Flexibly model processes with
- Serial, parallel, iterative actions
- Dynamic decisions
- Hierarchies (or sub-processes)
- Custom logic (via MATLAB functions)

Token (objects being processed)
- Support all Simulink data types

Support simulation features
- SDI
- Event animation
- Debugger (value label, breakpoint, step back etc.)

https://www.mathworks.com/help/systemcomposer/ug/author-activity-diagram-for-mobile-robot-example.html

System / SW Failure Mode and Effects Analysis (FMEA)

Simulink Fault Analyzer

- FMEA is to support hazard identification and prevention for the ASIL level

FMEA_spreadsheet_example

	Failure Mode	Effect	Severity	Potential Failure Cause	Failure Probability	Detection Method	Detection Rating	Verified	RPN
1	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catatrophically failure.	8	Vessel inlet pump is blocked.	1	Inlet flowrate sensor goes to zero and pump rpm goes to zero.	3	☐	24
2	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catatrophically failure.	8	Flow rate sensor from inlet pump reads incorrectly.	5	Inlet flowrate sensor mistmatches with inlet pump rpm.	5	☐	200
3	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catatrophically failure.	8					☐	96
4	Mixing vessel level is unsteady	Chemical added incorrectly. Product quality is compromised.	3	Vessel sensors are faulty and need to be replaced.	3	Inlet pump controller measures rate of change in mixing vessel from vessel volume sensor input.	7	☑	63
5	Mixing vessel overflows	Chemical added incorrectly. Product quality is compromised.	5	Vessel outlet pump is blocked.	2	Outlet flowrate sensor goes to zero. Downstream equipment also measures zero flow.		☐	Unable to calculate
6	Mixing vessel overflows	Chemical added incorrectly. Product is partially lost		Faulty outlet pump flowrate sensor. Sensor is stuck and max output.		Vessel volume mesurement drifts	9	☑	Unable to calculate
7	Mixing vessel overflows	Chemical added incorrectly. Product is partially lost	5	Vessel agitator speed set too high speed.					10

RPN = Severity x Occurrence x Detection

- *RPN (Risk Priority Number) is used to prioritize high-risk issues*
- *RPN threshold determines which failure mode requires corrective action*

The “System Composer Report Generator App” offers fast automated reports with basic customization



Software Detailed Design and Unit Construction



Software Detailed Design Seamlessly from Software Architecture



Software Detailed Design



Code Generation Software Detailed Design



Detailed Design Description form Software Unit

Simulink Report Generator

- Report Explorer



OR

- Report APIs

- Import API functions

```
import slreportgen.report.*
import slreportgen.finder.*
import mlreportgen.report.*
```

- Add a title page

```
tp = TitlePage;
tp.Title = upper(get_param(model,'Name'));
tp.Subtitle = 'System Design Description';
tp.Author = 'MathWorks';
tp.Image = Diagram(model); append(rpt,tp);
```

- Add a chapter for subsystems

```
ch = Chapter("Title","Subsystems");
sysdiagFinder = SystemDiagramFinder(model);
sysdiagFinder.IncludeRoot = false;  append(rpt,ch);
```



Software Unit Verification



Perform Static Verification of Software Units

Simulink Check



Analysis in Model Advisor



Model Advisor Reports

Report | Result Details

	Status	Failing Element	Description	Recommended Action
1	⚠	State_Machine/ChrgCntctState	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...
2	⚠	State_Machine/FaultPresent	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...
3	⚠	State_Machine/InvtrCntctState	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...



Perform Static Verification of Software Units

Simulink Design Verifier



- Find design errors
  - Integer overflow
  - Dead Logic
  - Division by zero
  - Array out-of-bounds
  - Range violations
- Generate counter example to reproduce error

Automation of Software Unit Testing using Simulink Test

Test Case

Inputs



Data file (input)

Signal Editor



Test Sequence

```
classdef BaselineTest < sltest.TestCase
    methods (Test)
        function testOne(testCase)
            simOut = testCase.simulate('TestExample');
            testCase.verifySignalsMatch(simOut,'baseli
        end
        function testTwo(testCase) ...
    end
end
```

MATLAB Code



Stateflow

and more!



Test Harness



Main Model

Assessments



Data file (baseline)



Test Assessment



Temporal Assessment

```
function customCriteria
Perform custom criteria
1 test.verifyThat(te
```

MATLAB Code

and more!

Track Verifications from Requirements

Requirements Based Testing



1. Select a requirement to link with a test case





2. Link the selected requirement in the test case

Test Software Units – Interactive Analysis of Results



Test Results

Test Software Units – Structural Coverage

Simulink



Stateflow



- Identify testing gaps
- Missing requirements
- Unintended Functionality

Generated Code



Coverage Reports



Coverage Details

Summary

File Contents/Complexity		Test 1 Decision	Condition	MCDC	Statement	Function
1 . State_Machine.c	13	100%	100%	100%	100%	100%
2 . . . State_Machine	12	100%	100%	100%	100%	100%
3 . . . State_Machine_initialize	1	--	--	--	100%	100%

Details

1. File State_Machine.c

Function: State_Machine (line 29)
State_Machine_initialize (line 112)

Metric	Coverage
Cyclomatic Complexity	13
Decision	100% (28/28) decision outcomes
Condition	100% (16/16) condition outcomes
MCDC	100% (8/8) conditions reversed the outcome
Statement	100% (42/42) covered statements
Function	100% (2/2) covered functions

Reporting Test Results

Generate Test Results Reports

- Generate test results reports



https://kr.mathworks.com/help/sltest/ug/generate-test-results-reports.html

Fault Injection Testing

Simulink Fault Analyzer

- Ad-hoc Fault Modeling in Traditional MBD



- Fault Modeling using Simulink Fault Analyzer



https://kr.mathworks.com/products/simulink-fault-analyzer.html

Perform Static Code Verification of Software Units



Software In the Loop (SIL) Testing

- Show equivalence, model to code
- Assess code execution time
- Collect code coverage



Processor In the Loop (PIL) Testing

- Verify numerical equivalence
- Assess target execution time
- Collect on target code coverage



Automate Test Creation for Equivalence Test

Simulink Test





Software Verification



Integrate Software Units

- AUTOSAR ASW composition and the code generation



code generation



Perform Software Integration Test

Simulink Check



→ **Test Harness contains a battery model for feedback loop test**

Test Integrated Software – Hardware-in-the-Loop Testing



Battery Management Controller Model



Battery Model

Generated codes

Code Generation



[Configure and Simulate AUTOSAR Classic Models with Simulink Real-Time]

Test Integrated Software – Hardware-in-the-Loop Testing







Compatible with any CI platform: Jenkins®, GitHub® Actions, GitLab® CI Pipelines…

Continuous Integration Workflow with Model-Based Design

Process Advisor

How do I define & deploy an MBD workflow?

Prequalify locally to reduce build failures

Reproduce & debug build failures

Integrate Process into CI Platforms
→ auto generate pipeline configuration file



- ✓ Graphical Front-End to Model-Based Design Build System
- ✓ Interactive Workflows
- ✓ Rapid Iteration

[Process Advisor: CI/CD Automation for Simulink Check]

Perform Software Integration Test with Polyspace



System Verification



Hardware-In-Loop Testing of Battery Management System

Testing BMS with Emulated Battery Cells

- Reduce testing time
- Test fault conditions safely
- Automate testing



Automatic Code Generation

Wiring and Signal Conditioning

Battery Emulation

Cell Monitoring Software

Supervisory tasks
SOC estimation
Contactor management
Isolation monitoring
Fault detection and recovery
Thermal management
Current & power limits



```
if (((uint32_T)State_Machine_DW.temporalCounter_i3) < 15U) {
  State_Machine_DW.temporalCounter_i3 = (uint8_T)((int32_T)(((ir
    State_Machine_DW.temporalCounter_i3) + 1));
}

if (((uint32_T)State_Machine_DW.is_active_c2_State_Machine) == (
  State_Machine_DW.is_active_c2_State_Machine = 1U;
  State_Machine_DW.is_MainStateMachine = State_Machine_IN_Standk
  *rty_BMS_State = 0;
  State_Machine_DW.MonitorCurrLimMode = MonitorCurrLimModeType_N
  State_Machine_DW MonitorCellVoltageMode =
    MonitorCellVo      odeType_NoCellVoltFault;
  State_Machine_      eal32_T)fabs((real_T)((real32_T)
    ((*rtu_Pack      KAG3(rtu_Cell_Voltages))));
```



Measurement
Cell Diagnostic,
Cell Balancing

System Qualification Test in HIL



System Qualification Test in HIL



Report Generation



Test specification report



Test results report



Referencde MBD Process for A-SPICE®

IEC Certification Kit

4.3.2. SYS.2 System Requirements Analysis

SYS.2 System Requirements Analysis	Outcome 1	Outcome 2	Outcome 3	Outcome 4	Outcome 5	Outcome 6
Output Information Items						
17-00 Requirement	X	X				
17-54 Requirement Attribute		X	X			
15-51 Analysis Results			X	X		
13-51 Consistency Evidence					X	
13-52 Communication Evidence						X
Base Practices						
BP1: Specify system requirements	X					
BP2: Structure system requirements		X				
BP3: Analyze system requirements			X			
BP4: Analyze the impact on the system context				X		
BP5: Ensure consistency and establish bidirectional traceability					X	
BP6: Communicate agreed system requirements and impact on the system context						X

Mapping A-SPICE process to MathWorks products







Key Takeaways



Model-Based Design and Model-Based Systems Engineering enable:

1. **Fast development and realization** of **system and software** architecture and design
2. **Early testing** to detect errors in designs and their realization
3. **Fast and efficient iterations**

→ Develop **high quality products** following an **efficient Automotive SPICE® compliant process**

Reference Workflow for A-SPICE® and ISO 26262



MathWorks
AUTOMOTIVE CONFERENCE 2024
Korea

Thank you

MathWorks®