




MathWorks
**AUTOMOTIVE
CONFERENCE 2024**
Korea

모델 기반 설계에서의 ASPICE 준수방안


류성연 프로, MathWorks




Development of E/E Automotive Systems



Automotive SPICE® Process Reference Model



Today's Agenda



For E/E Automotive Systems Development...

- Many automotive standards for production




Electrification

Overview **Electrification Topics ▾** AI for Electrification Customer Stories


MATLAB and Simulink for Battery Systems

Design battery packs and develop battery management systems

Free trial




Demo application:



- Monitoring
Voltage, current, temperature
- State Estimation
SOC, SOH, SOE, SOP
- Cell Balancing
Passive, active
- Power Management
CC-CV, fast charging
- Thermal Management
Heating and cooling control
- Protection
Prevent overcharging, overdischarging, overcurrent, overtemperature
- Communications
Communicate with external devices or systems

Requirements Management



Why Traceability Matters for ASPICE

Digital Thread

- **Completeness** and **Consistency** are the top challenges
 - **Completeness:** all required functionality is defined
 - **Consistency:** requirements do not conflict
- Ensure application is complete, fully tested, and meets customer requirements
- Understand the impact of requirement changes to implementation and test



Connect the Requirements Toolbox with External Sources and Tools

↔
**Import-Export
 &
 Roundtrips**




Requirements Toolbox

Index	ID	Summary
5.13	BS-SYS-0046	Energy capacity
5.14	BS-SYS-0047	Driving range
5.15	BS-SYS-0048	Efficiency
5.16	BS-SYS-0049	Product architecture
5.17	BS-SYS-0050	Intrechangeability of sub-components
5.18	BS-SYS-0051	Production quality
5.19	BS-SYS-0052	Reliability
5.20	BS-SYS-0054	Recyclability
5.21	BS-SYS-0055	Second life usage
22	BS-SYS-0056	Functional safety
	BS-SYS-0057	Electrical insulation of components
	BS-SYS-0058	High voltage safety
	BS-SYS-0059	Safety
		Crash performance
		Prevention for traffic use

Type:
 Index:
 Custom ID:
 Summary:
 Description **B** *I* U

Keywords:




**Custom Solutions
 supported by
 MathWorks Consulting Services**

Organize, Specify and Customize Requirements

Requirements Toolbox

Organize

	ID	Summary	Category	Requirement level	Keywords	
>	sys_req_Stakeholder					
✓	sys_req_BatterySystem					
>	1	BS-SYS-0001	References	Unset	Unset	
>	2	BS-SYS-0005	Terms, Difinitions and Abbreviations	Unset	Unset	
>	3	BS-SYS-0037	Intended Function	Unset	Unset	
✓	4	BS-SYS-0041	Requirements	Unset	Unset	
>	4.1	BS-SYS-0042	Design space			Cell, Module, System
✓	4.1	BS-SYS-0053	Integration of sub-components	Integration	Integration and design space	Cell, Module, System
✓	4.1.1	BS-SYS-0082	Monitoring circuit	Unset	Unset	Cell, Module, System
>	6.17	BS-SYS-0119	Voltage measurement rate	E/E properties	Performance	Cell, System
>	6.18	BS-SYS-0120	Voltage measurement range	Unset	Unset	
>	6.19	BS-SYS-0121	Voltage measurement accuracy	Unset	Unset	
>	6.20	BS-SYS-0122	Temperature measurement rate	Unset	Unset	
>	6.21	BS-SYS-0123	Temperature measurement range	Unset	Unset	
>	6.22	BS-SYS-0124	Temperature measurement accuracy	Unset	Unset	
>	6.23	BS-SYS-0125	Current measurement rate	Unset	Unset	
>	6.24	BS-SYS-0126	Current measurement range	Unset	Unset	
>	6.25	BS-SYS-0127	Current measurement accuracy	Unset	Unset	
>	4.1.1.1	BS-SYS-0128	Interface to BMS	Unset	Unset	

Specify

▼ Properties

Type:

Index: 6.17

Custom ID: BS-SYS-0119

Summary: Voltage measurement rate

Description Arial 10 **B** *I* U █

The monitoring circuit shall be able to measure all single-cell voltages at a rate of at least 10 Hz.

Customize

Keywords:


▶ Revision information:

▼ Custom Attributes

ASIL: Category: Complete: Correct: Engineering Domain: Feasible: Impact on cost: Impact on schedule:


Functional Safety Requirements from Concept Phase

Simulink Fault Analyzer



Hazard and Operability (HAZOP)				Potential Vehicle Level Hazard	Comment	Status						
1		electrical energy from both on-board and off-board chargers 1.		None		PROPOSED						
2	F1-1		Excessive acceptance of energy	Cell Overheating (Thermal Event)/Cell Venting		PROPOSED						
Hazard Analysis & Risk Assessment (HARA)				Controllability	C	ASIL						
3	F1-2	1 HVBS-HARA-1	Accepts and stores electrical energy from charger	Cell and pack temperatures that would result in a thermal event 2. With External Measures	garage 2. vehicle is on charge and un-attended 3. People are in the house 4. Probability of this scenario > 10% of operating time	event may extend beyond the car into the living area of the house 2. Severe and life-threatening injuries (survival probable) are possible	situation is normally controllable with external measures (fire alarms), as people will be alerted to the event.	C2	B			
4	F1-3											
5	F1-4											
6	F2	2 HVBS-HARA-2		Cell Overheating (Thermal Event)	1. Effect will be higher cell and pack temperatures that would result in a thermal event 2. Without External Measures	1. Vehicle is home in the garage 2. Vehicle is on charge and un-attended 3. People are in the house 4. Probability of this scenario > 10% of operating time	1. Thermal event may extend beyond the car into the living area of the house 2. Severe and life-threatening injuries (survival probable) are possible	This situation cannot be controlled by the majority of the people involved, as they may not be alert to the event	E4	S2	C3	C
7	F2-1											
8	HVBS_SafetyGoals			Safety Goals								
9		1		HVBS-SafG-00...	Prevent thermal runaway							
		2		HVBS-SafG-00...	Prevent unintended loss of high-voltage p...							
		3		HVBS-SafG-00...	Prevent all electric shocks							
		4		HVBS-SafG-00...	Prevent cell venting							

Elicit and Elaborate Requirements through Bi-directional Links



Requirements Editor

REQUIREMENTS

MS Shell Dlg 2

The BMS shall implement different algorithms to estimate current SOC

Keywords:

Revision information:

Links


- Implemented by:
 - [SW](#) ← to architecture
- Refines:
 - [HVBS-FSR-0065 Validate SOC estimation](#) ← from FSR
- Related to:
 - [HVBS-SYS-0058 Technical Safety Requirements](#) ← to sys req.
- Satisfied by:
 - [HVBS-SSR-0001 The BMS Software shall implement two desparat...](#) ← to SSR

Index	ID	Summary
16	HVBS-StH0044	Mobility Requirements
17	HVBS-StH0045	Function Requirements
18	HVBS-StH0052	Product variants
19	HVBS-StH0053	Design Constraints
20	HVBS-StH0055	Transport requirements
HVBS_SystemR...		
1	HVBS-SYS-0001	Reference Documents
2	HVBS-SYS-0002	Glossary
3	HVBS-SYS-0003	Intended Function
3.1	HVBS-SYS-0004	Purpose
3.2	HVBS-SYS-0005	Intended Use
3.3	HVBS-SYS-0006	Objectives
4	HVBS-SYS-0007	Functional Requirements
5	HVBS-SYS-0025	Performance Requirement
6	HVBS-SYS-0057	Integration Requirements
7	HVBS-SYS-0058	Technical Safety Requirem...
HVBS_Technica...		
1	HVBS-TSR-0001	Different algorithms to es...
1.1	HVBS-TSR-0002	Columb Counting Method...
1.2	HVBS-TSR-0003	Minimum Filter Methods
2	HVBS-TSR-0004	Driver interface alert desig...
3	HVBS-TSR-0005	Driver interface alert desig...
4	HVBS-TSR-0006	Temperature sensors and...
5	HVBS-TSR-0007	Cell balancing hardware d...
6	HVBS-TSR-0008	Cell isolation mechanisms
7	HVBS-TSR-0009	Safe mode operational pa...
8	HVBS-TSR-0010	High-precision voltage me...
9	HVBS-TSR-0011	Charge control logic and...

Use Traceability Diagrams and Matrixes to Check for Consistency and Completeness

Traceability Diagrams

Traceability Matrix



The screenshot shows a 'Traceability Matrix' window titled 'Requirement Set vs Simulink Data Dictionary'. It features a 'Filter Panel' with 'sys_dd_Battery_1Pack_1RC.sidd' and 'sys_req_BatterySystem' selected, and a 'Driving range x' filter. The matrix grid has columns for 'Ns_Module', 'CurrentLimits', 'Sensors', 'BMS_Cmd', 'CrtctCmd', 'Np_Module', 'NumModules', 'BatteryNN', 'BattSocInit', 'BattTemplnit', 'Battery', and 'SOC_Est'. A tooltip is visible over the 'Ns_Module' column, showing a table with the following data:

Source	Ns_Module
Destination	BS-SYS-0046 Energy capacity
Link	link #1 (Relate)

The matrix also shows a list of requirements on the left, including 'BS-SYS-0041 Requirements', 'BS-SYS-0045 Energy density', 'BS-SYS-0046 Energy capacity', and 'BS-SYS-0047 Driving range'.

Requirements Traceability Report

Simulink Report Generator

- Provides overview of model objects linked with requirements
 - Traceability to high level requirements
 - Required for A-SPICE, CMMI, DO-178B, DO-254, IEC 61508, ISO 26262 etc.
 - Helps find objects with incorrect, incomplete, ambiguous or missing requirements

Web Browser - Requirements Report for db_DriverSwRequest

Requirements Report for db_DriverSwRequest
Location: file:///C:/Demos/dashboardCCProject_DOORS/db_DriverSwRequest_requirements.html

Chapter 3. System - db_DriverSwRequest

CC-REQ-7: Cancel Switch Detection
If the Cancel switch is pressed, the value of reqDrv should be set to reqMode.Cancel.

CC-REQ-2: Switch precedence
If multiple switches are enabled at the same time, the cruise control system takes action in the following order:
1. Cancel
2. Cruise
3. Set
4. Resume
5. Increment
6. Decrement


Chapter 3. System - db

[Show in Simulink](#)


Table 3.1. Objects in db_DriverSwRequest that have Requirement Links

Linked Object	Requirements Data
Enumerated Constant	1. "CC-REQ-7 Cancel Switch Detection" DOORS_crs_req_func_spec.sireqs_at "8"
Enumerated Constant1	1. "CC-REQ-9 Enable Switch Detection" DOORS_crs_req_func_spec.sireqs_at "10"
Enumerated Constant2	1. "CC-REQ-8 Set Switch Detection" DOORS_crs_req_func_spec.sireqs_at "9"
Switch	1. "CC-REQ-3 Avoid repeating commands" DOORS_crs_req_func_spec.sireqs_at "4"
Switch1	1. "CC-REQ-4 Long Switch recognition" DOORS_crs_req_func_spec.sireqs_at "5"
Switch3	1. "CC-REQ-10 Resume Switch Detection" DOORS_crs_req_func_spec.sireqs_at "11"

Architecture Design



Develop Architectural Design Models with System Composer



Ensure Consistency with Tool Support for Bidirectional Traceability

Requirements ↔ Architecture

	sys_arch_Battery_Physical	Battery System	Battery Module	Cell Stack	Battery Cell	electrodes	electrolyte	conductors	separator	Battery Managen	BMS Slave	BMS Master	Tray, Housing (S)	System Cover	Sealing	Pressure Safety	Structural Parts	Service-Disconnect
sys_req_BatterySystem																		
BS-SYS-0001 References																		
BS-SYS-0005 Terms, Difinitions and Abbreviations																		
BS-SYS-0037 Intended Function																		
BS-SYS-0041 Requirements																		
BS-SYS-0043 Design space										↔	↔	↔	↔					↔
BS-SYS-0053 Integration of sub-components										↔	↔	↔					↔	↔
BS-SYS-0064 Expenses					↔	↔	↔	↔		↔	↔	↔	↔	↔	↔	↔	↔	↔
BS-SYS-0066 Cost effective design					↔	↔	↔	↔		↔	↔	↔		↔	↔	↔	↔	↔
BS-SYS-0067 Lifetime										↔	↔	↔	↔	↔	↔	↔	↔	↔
BS-SYS-0068 Operating limits					↔	↔	↔	↔		↔	↔							



Requirements Editor

Architecture ↔ Architecture



	sys_arch_Battery_Logical	BatteryPack	BatteryMonitoringUnit	BalancingCircuit	OnBoardCharger	BatteryManagementSystem	CANTransceiver	SafetyContactors	PowerDistributionUnit
sys_arch_Battery_Functional									
BatterySystem									
Communicate Information over CAN							↔		
Monitor battery cells									
Measure cell voltages			↔						
A/D convert cell temperatures			↔						
A/D convert cell voltages			↔						
Measure cell temperatures			↔						
Equalize cell temperature						↔			

Allocation Editor





Software Architectural Design Models with System Composer



- [AUTOSAR development with MBD](#)




Analyze System Architecture with Autogenerated Custom Views



Describe Dynamic Behavior using **Sequence Diagram**


- Describe system behavior as interactions between components through message exchanges



- Create lifelines to represent components, add messages between lifelines and use message labels to describe interactions.
- Describe client-server interactions, and gates connecting to root architecture ports.
- Simulate, and validate sequence diagrams to verify the system design.

Describe System Behavior using Activity Diagrams

- Validate (via simulation) system behaviors defined as a controlled flow of actions



Flexibly model processes with

- Serial, parallel, iterative actions
- Dynamic decisions
- Hierarchies (or sub-processes)
- Custom logic (via MATLAB functions)

Token (objects being processed)

- Support all Simulink data types

Support simulation features

- SDI
- Event animation
- Debugger (value label, breakpoint, step back etc.)

System / SW Failure Mode and Effects Analysis (FMEA)

Simulink Fault Analyzer

- FMEA is to support hazard identification and prevention for the ASIL level

	:: Failure Mode	:: Effect	:: Severity	:: Potential Failure Cause	:: Failure Probability	:: Detection Method	:: Detection Rating	:: Verified	:: RPN
1	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catastrophically failure.	8	Vessel inlet pump is blocked.	1	Inlet flowrate sensor goes to zero and pump rpm goes to zero.	3	<input type="checkbox"/>	24 ✓
2	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catastrophically failure.	8	Flow rate sensor from inlet pump reads incorrectly.	5	Inlet flowrate sensor mismatches with inlet pump rpm.	5	<input type="checkbox"/>	200 !
3	Mixing vessel is empty	Outlet pumps run dry, causes wear out or catastrophically failure.	8	Vessel wall sensor malfunction	2	Quantitative sensor	4	<input type="checkbox"/>	96 !
4	Mixing vessel level is unsteady	Chemical added incorrectly. Product quality is compromised.	3	Vessel sensors are faulty and need to be replaced.	3	Inlet pump controller measures rate of change in mixing vessel from vessel volume sensor input.	7	<input checked="" type="checkbox"/>	63 !
5	Mixing vessel overflows	Chemical added incorrectly. Product quality is compromised.	5	Vessel outlet pump is blocked.	2	Outlet flowrate sensor goes to zero. Downstream equipment also measures zero flow.	!	<input type="checkbox"/>	Unable to calculate !
6	Mixing vessel overflows	Chemical added incorrectly. Product is partially lost	!	Faulty outlet pump flowrate sensor. Sensor is stuck and max output.	!	Vessel volume measurement drifts	9	<input checked="" type="checkbox"/>	Unable to calculate
7	Mixing vessel overflows	Chemical added incorrectly. Product is partially lost	5	Vessel agitator speed set too high speed.					10 ✓

$$\text{RPN} = \text{Severity} \times \text{Occurrence} \times \text{Detection}$$

- RPN (Risk Priority Number) is used to prioritize high-risk issues
- RPN threshold determines which failure mode requires corrective action

The “System Composer Report Generator App” offers fast automated reports with basic customization

The image displays three sequential screenshots of the System Composer Report Generator App interface, illustrating the workflow for generating reports.

Screenshot 1: Model(s) Selection Panel
This panel shows a list of artifacts with checkboxes for selection. The selected artifacts are `RobotFunctionalArchitecture.slx` and `scMobileRobotLogicalArchitecture.slx`.


Screenshot 2: Define Report Contents
This panel shows a tree view of report sections for the selected artifacts. The sections for `RobotFunctionalArchitecture.slx` and `scMobileRobotLogicalArchitecture.slx` are expanded, and various sections like `Composition Section`, `Views Section`, `Sequence Diagrams Section`, `Interfaces Section`, `Requirements Section`, `Dictionaries Section`, `Allocations Section`, `Functions Section`, `Stereotypes Section`, `Composition Section`, and `Views Section` are checked.

Screenshot 3: Define Ordering
This panel shows a list of the selected sections from the previous step, ordered as they will appear in the report. The sections are listed in a specific order, and a `Generate Report` button is visible at the bottom right.


Output Options
Three icons represent the output formats: PDF, HTML, and Word (W).

Workflow Annotations
Three blue callout boxes with arrows indicate the steps:
1. **Select artifacts to report on** (pointing to the first screenshot)
2. **Select which parts of each artifact to include** (pointing to the second screenshot)
3. **Order the selected sections in the report** (pointing to the third screenshot)
A large blue arrow points from the third screenshot to a **Generate!** box, which is positioned above the `Generate Report` button.

Software Detailed Design and Unit Construction



Software Detailed Design Seamlessly from Software Architecture



Software Detailed Design

AUTOSAR ASW Component

Runnable

BMS_State . BMS_State → BMS_State

BMUData . Cell_Voltages → Cell Voltages

MinMaxCells . MaxCellVolt → MaxCellVolt

MinMaxCells . MinCellVolt → MinCellVolt

BalCmd → BalCmd . BalCmd

Balancing

Property Inspector

Balancing

Properties Info

Description

Document link

Links

Implements:

[HVBS-SSR-0005 The software shall develop cell bal...](#)

Requirements - ArBalancingLogic

View: Requirements Filter View Search

Index	ID	Summary
1	HVBS-SSR	SW Safety Requirements
1.1	HVBS-SSR-0001	The BMS Software shall implement two desparate algorithms t...
1.2	HVBS-SSR-0004	The software shall implement control logic to manage the cool...
1.3	HVBS-SSR-0005	The software shall develop cell balancing algorithms for charg...

Ready 152% FixedStepDiscrete

Link to software requirement

Code Generation Software Detailed Design


The screenshot displays the AUTOSAR interface in Simulink, illustrating the connection between a model and its generated code. The interface includes a top menu bar with tabs for SIMULATION, DEBUG, MODELING, FORMAT, APPS, AUTOSAR, and ROOT IMPORT. The AUTOSAR tab is active, showing a 'Generate Code' button highlighted with a red dashed box. Below the menu, a toolbar contains icons for AUTOSAR, Quick Start, C/C++ Code Advisor, Settings, and Code Interface. The main workspace is divided into two panes: the left pane shows the Simulink model 'ArBalancingLogic', and the right pane shows the generated C code 'ArBalancingLogic.c (2)'. A blue callout bubble with the text 'Model ↔ Code traceability' points to a red box in the Simulink model and a corresponding red box in the C code. The Simulink model shows a 'Balancing' block with inputs 'BMS_State . BMS_State', 'BMUData . Cell_Voltages', 'MinMaxCells . MaxCellVolt', and 'MinMaxCells . MinCellVolt', and an output 'BalCmd . BalCmd'. The C code shows a function 'Rte_IRead_ArBalancingLogic_Step_MinMaxCells_MaxCellVolt()' with a red box highlighting the line: `if (((uint32)Rte_IRead_ArBalancingLogic_Step_BMS_State_BMS_State() == BMS_Standby) && (((sint32)rtARID_DEF.TemporalCounter_11 * 5) >= 20) && (rtARID_DEF.DeltaCellVolt > 0.01F)) {`. The status bar at the bottom indicates 'Code Mappings - Component Interface', 'Ready', '126%', and 'FixedStepDiscrete'.

Model ↔ Code traceability

```
if (((uint32)Rte_IRead_ArBalancingLogic_Step_BMS_State_BMS_State() == BMS_Standby) && (((sint32)rtARID_DEF.TemporalCounter_11 * 5) >= 20) && (rtARID_DEF.DeltaCellVolt > 0.01F)) {
```

Detailed Design Description form Software Unit Simulink Report Generator

- Report Explorer



OR

- Report APIs

- Import API functions



```
import slreportgen.report.*
import slreportgen.finder.*
import mlreportgen.report.*
```

- Add a title page

```
tp = TitlePage;
tp.Title = upper(get_param(model,'Name'));
tp.Subtitle = 'System Design Description';
tp.Author = 'MathWorks';
tp.Image = Diagram(model); append(rpt,tp);
```

- Add a chapter for subsystems

```
ch = Chapter("Title", "Subsystems");
sysdiagFinder = SystemDiagramFinder(model);
sysdiagFinder.IncludeRoot = false; append(rpt,ch);
```



Chapter 2. Subsystems

2.1. Engine


Figure 2.1. Engine

2.1.1. Ti

Table 2.1. slrgex_sf_car/Engine/Ti Properties

Property	Value
Type	Block
Block Type	Inport
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Data type	Inherit: auto

Software Unit Verification



Perform Static Verification of Software Units


Simulink Check

Analysis in Model Advisor




Model Advisor Reports

Status	Failing Element	Description	Recommended Action
1	State_Machine/ChrgCntctState	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...
2	State_Machine/FaultPresent	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...
3	State_Machine/InvtrCntctState	Identify root-level Input ports of Simulink or Archite...	Model contains Inport blocks or Simulink sign...



Perform Static Verification of Software Units

Simulink Design Verifier



- Find design errors

- Integer overflow
- Dead Logic
- Division by zero
- Array out-of-bounds
- Range violations

- Generate counter example to reproduce error

Results: sldvdemo_design_error_detection

[Back to summary](#)

sldvdemo_design_error_detection/Controller/Sum1

Integer overflow Objectives

Overflow **Error - needs simulation** [- View test case](#) [Justify](#)

Derived Ranges:

Output 1: [-128..127.99609375]

Results: sldvdemo_design_error_detection

[Back to summary](#)

sldvdemo_design_error_detection/Controller/PI Controller/Kp

Integer overflow Objectives

Overflow **Valid**


Derived Ranges:

Output 1: [-2.56005859375..2.559814453125]


Automation of Software Unit Testing using Simulink Test

Test Case


Inputs



Data file (input)




Signal Editor



Test Sequence



```
classdef BaselineTest < sltest.TestCase
    methods (Test)
        function testOne(testCase)
            simOut = testCase.simulate('TestExample');
            testCase.verifySignalMatch(simOut, 'rescell');
        end
        function testTwo(testCase)
            % ...
        end
    end
end
```

MATLAB Code




Stateflow


and more!



Assessments



Data file (baseline)



Test Assessment



Temporal Assessment

```
function customCriteria
    Perform custom criteria
    1 test.verifyThat(testCase, ...)
```

MATLAB Code

and more!

Track Verifications from Requirements

Requirements Based Testing

Requirements Editor

REQUIREMENTS

FILE PROFILE REQUIREMENTS LINKS

Index	ID	Summary
2.5	#7	Cancel Switch Detection
2.6	#8	Set Switch Detection
2.7	#9	Enable Switch Detection
2.8	#10	Reset Switch Detection
2.9	#11	Increment Switch Detection
3	#81	Cruise control mode
3.1	#82	Output cruise control mode
3.2	#83	Enabling cruise control
3.3	#89	Disabling cruise control
3.4	#93	Activating cruise control
3.5	#98	Deactivating cruise control
3.6	#115	Pausing cruise control
3.6.1	#120	Transition to THROTTLE_OVERRIDE (from ACTIVE)
3.7	#121	Resuming cruise control
3.7.1	#122	Resuming cruise control
3.8	#110	Target speed calculation

1. Select a requirement to link with a test case

TESTS

FILE EDIT RUN RESULTS ENVIRONMENT RESOURCES

Test Browser Results and Artifacts

Filter tests by name or tags, e.g. tags: test

- cc_ControlMode_Tests
 - Control Mode Unit Tests
 - Enable cruise control
 - Enable cruise control blocked
 - Activate cruise control
 - Activate cruise control blocked
 - Throttle override
 - Disable Enabled by pressing CRUISE
 - Disable Enabled by gear not DRIVE
 - Disable Enabled by key not ON
 - Disable Active by pressing CRUISE
 - Disable Active by gear not DRIVE
 - Disable Active by key not ON
 - Disable Throttle Override by pressing CRUISE
 - Disable Throttle Override by gear not DRIVE
 - Disable Throttle Override by key not ON
 - Disable precedence over activation
 - Disable precedence over deactivation

Throttle override

Simulation Test

REQUIREMENTS*

- Transition to ACTIVE (from THROTTLE_OVERRIDE)
- Transition to THROTTLE_OVERRIDE (from ACTIVE)

SYSTEM UNDER TEST*

TEST HARNESS*

Link to Selected Requirement

2. Link the selected requirement in the test case



Links

- Implemented by:
 - throttle_pressed
- Related to:
 - Design.cc_throttle_override_max_pc
- Related to:
 - Adjusting target speed with accelerator pedal
- Verified by:
 - Throttle override

Test Software Units – Interactive Analysis of Results

The screenshot displays the Test Manager software interface, which is used for analyzing test results. The interface is divided into several panels:



- Test Browser:** A tree view on the left showing the test hierarchy. The 'BMS_State' test is selected, showing its status as 'Pass' (green checkmark). Below it, various simulation outputs and criteria are listed with their respective statuses.
- Data Inspector:** A central area showing signal waveforms. The top plot shows 'BMS_State' for two different simulation runs (normal and software-injection). Below it, there are plots for 'Tolerance' and 'Difference' over time.
- Results and Artifacts:** A list of test results, including 'Verify Statements 1', 'Verify Statements 2', and 'Sim Output 1(State_Machine...)'.
- Visualize:** A panel on the right showing detailed test results for specific test sequences, including 'ChrgCntctState', 'FaultPresent', and 'BMS_State'. It includes a signal plot and a 'Pass/Fail/Untested' status plot.

A callout box with the text "Test Results" is overlaid on the bottom center of the interface.

PROPERTY	VALUE
Name	BMS_State
Status	Pass
Absolute Tolerance	0
Relative Tolerance	0.00%
Leading Tolerance	0
Lagging Tolerance	0
Block Path	State_Machine_Harness2

NAME	STATUS
test_Sequences/.../C...	Fail
test_Sequences/.../C...	Fail
test_Sequences/.../Ini...	Pass
test_Sequences/.../C...	Pass
test_Sequences/.../C...	Fail
test_Sequences/.../C...	Fail
test_Sequences/.../Ini...	Fail
test_Sequences/.../C...	Fail
test_Sequences/.../C...	Fail
test_Sequences/.../Ini...	Fail
test_Sequences/.../C...	Fail
test_Sequences/.../Ini...	Fail

Test Software Units – Structural Coverage



- Identify testing gaps
- Missing requirements
- Unintended Functionality

Generated Code

```

55     *fty_BMS_state = BMS_Standby;
56   }
57 }
58 }
59 break;
60 "S
61 case State_Machine_IN_Driving:
62   "W
63   if (*rtu_FaultPresent) {
64     "Sstate_Machine_Dw_Is_c2_S
65     *fty_BMS_state = BMS_Fau
66   } else {
67     boolean_T c_out;
68     c_out = ((*rtu_StateRequest != Driving) || (*rtu_InvtCnctctState !=
69             "S" "E"));
70     if (c_out) {
71       "Sstate_Machine_Dw_Is_c2_State_Machine = State
72       *fty_BMS_state = BMS_Standby;
73     }
74   }
75 }
76 break;
77 "S
    
```

Simulink Coverage: Decision: 100%, Condition: 100%, MC/DC: 100%, Statement: 100%, Function: 100%

Coverage Reports

Summary

File Contents/Complexity	Decision		Condition		Test 1 MCDC		Statement		Function	
	Count	Percentage	Count	Percentage	Count	Percentage	Count	Percentage	Count	Percentage
1 : State_Machine.c	13	100%	100%	100%	100%	100%	100%	100%	100%	100%
2 ... State_Machine	12	100%	100%	100%	100%	100%	100%	100%	100%	100%
3 ... State_Machine_initialize	1	--	--	--	--	--	100%	100%	100%	100%

Details

1. File **State_Machine.c**

Function: [State_Machine](#) (line 29)
[State_Machine_initialize](#) (line 112)

Metric	Coverage
Cyclomatic Complexity	13
Decision	100% (28/28) decision outcomes
Condition	100% (16/16) condition outcomes
MCDC	100% (8/8) conditions reversed the outcome
Statement	100% (42/42) covered statements
Function	100% (2/2) covered functions

Reporting Test Results

Generate Test Results Reports

- Generate test results reports

The screenshot displays the Test Manager interface with the 'Report' button highlighted in the toolbar. A 'Create Test Result Report' dialog box is open, showing options for title, author, and report content. The background shows test results for 'Unit Tests for crs_controller' with a status of 4 passed.

Create Test Result Report Dialog:

- Title Page Information: Title: Test Result Report, Author: MathWorks
- Include in Report: Include MATLAB version, Test requirements, MATLAB figures, Error and log messages, Simulation metadata, Coverage results, Plots of criteria and assessments, Plots for simulation output and baseline
- Output Options: File Format: PDF, File Name: C:\01_MW_Works\Workshop\Re...
- Customization: Template File: Select template path (optional), Report Class: Type custom report class name

Test Results Summary:

Results: 2023-Sep-01 16:43:31 (4 passed)

Unit Tests for crs_controller (4 passed)

AGGREGATED COVERAGE RESULTS:

ANALYZED MODEL	REPORT COM...	DECISION
crs_controller	48	79%

Control Mode Unit Tests Report Preview:

Control Mode Unit Tests

Test Result Information

Result Type: Test Suite Result
 Parent: None
 Start Time: 2023-07-31 16:36:32
 End Time: 2023-07-31 16:37:59
 Outcome: Total: 29, Passed: 29

Test Suite Information

Name: Control Mode Unit Tests

Aggregated Coverage Results

Analyzed Model	Sim Mode	Complexity	Decision	Condition	MCDC	Execution
cc_ControlMode/Control_Mode_StateMachine	Normal	20	100%	100%	96%	100%

Enable cruise control

Test Result Information

Result Type: Test Case
 Parent: Control Mode Unit Tests

Test Case Requirements

Description: Transition to ENABLED condition
 Document: cc_SoftwareReqs.slreq

Description: Transition to ENABLED condition
 Document: cc_SoftwareReqs.slreq

Description: Transition to ENABLED condition
 Document: cc_SoftwareReqs.slreq

Verify Result

ModeEquality/step_1.verify(op_mode== op_mode_expected) [Pass]

Simulation

System Under Test Information


Model: cc_ControlMode
 Harness: cc_ControlMode_Harness_SM
 Harness Owner: cc_ControlMode/Control_Mode_StateMachine
 Release: Current
 Simulation Mode: normal

Simulation Graph:


Fault Injection Testing

Simulink Fault Analyzer

- Ad-hoc Fault Modeling in Traditional MBD




- Fault Modeling using Simulink Fault Analyzer



Fault Selector

Faulty Values



Select a fault behavior or, design a custom fault

Perform Static Code Verification of Software Units

MISRA C:2012 Guidelines Summary - Violations by Rule

Rule ID	Number of coding rule violations
D4.1	11
9.1	7
D1.1	5
10.0	5
17.7	5
18.1	5
2.2	4
10.4	4
15.0	2
D4.11	2
5.0	1
8.5	1
10.1	1
13.2	1
14.4	1
17.2	1

MISRA C:2012 Guidelines Summary for all Files

File	Total
/mathworks/develop/bat/BR2020bd/build/matlab/polyspace/examples/cxx/Code_Prover_Example/sources/example.c	17
Test1	cc

Code Mappings - Component Interface

```

    graph LR
        BMS_State_BMS_State[BMS_State . BMS_State] --> BMS_State
        BMUData_Cell_Voltages[BMUData . Cell_Voltages] --> CellVoltages
        MinMaxCells_MaxCellVolt[MinMaxCells . MaxCellVolt] --> MaxCellVolt
        MinMaxCells_MinCellVolt[MinMaxCells . MinCellVolt] --> MinCellVolt
        subgraph Balancing
            BMS_State
            CellVoltages
            MaxCellVolt
            MinCellVolt
            BalCmd
        end
    
```


Results List

Checks & Rules	New	Showing 300/394
Family: (5) Information	File	Function
Run-time Check	5	6 22 267
Red Check	5	
Illegally dereferenced pointer	1	
Invalid use of standard library	1	
Non-terminating call	1	
Non-terminating loop	1	
Out of bounds array index	1	
Gray Check	4	
Unreachable code	4	
Orange Check	22	
Division by zero	1	
Illegally dereferenced pointer	2	
Non-initialized local variable	1	
Out of bounds array index	1	
Overflow	7	
User assertion	4	
Green Check	267	
Division by zero	15	
Illegally dereferenced pointer	9	
Invalid use of standard library	1	
Non-initialized local variable	105	
Non-initialized pointer	16	
Non-initialized variable	32	
Out of bounds array index	1	
Overflow	55	
Return value not initialized	33	

Proven failed statement, to be fixed


Proven unreachable, to be fixed or justified, impossible to achieve coverage

Unproven statement, add context or manual review

Proven safe statement, no additional review and testing


Software In the Loop (SIL) Testing

- Show equivalence, model to code
- Assess code execution time
- Collect code coverage





Processor In the Loop (PIL) Testing


- Verify numerical equivalence
- Assess target execution time
- Collect on target code coverage



Automate Test Creation for Equivalence Test Simulink Test




Software Verification




Integrate Software Units

- AUTOSAR ASW composition and the code generation



code
generation



Perform Software Integration Test Simulink Check

AUTOSAR ASW Composition

HighTempFault LowTempFault OverVoltFault UnderVoltFault OverCurrentFault VoltSensorFault ChargerFault InverterFault

StateRequest

ArBattChrgtPlantMdl

ArBatteryManagementController_asw_ar

FDetection_D1

Contactormangement_D1

ChargeManagement_D1

MainStateMachine_D1

Composition_SOCEstimations_D1

BusManagement_D1

CurrentPowerLimitsCalc_D1

PassiveCellBalancing_D1

BMUData

BMS_Cmd

BMS_Info

Delay

z⁻¹

Test Manager

TESTS DATA INSPECTOR FORMAT

Subplots Legend Transfer Signal View Highlight in Model Update Previous Next Debug

MEASURE & TRACE ANALYSIS TOOLS

Test Browser Results and Artifacts

Filter results by name or tags, e.g. tags: test

NAME	STATUS
Results: 2022-Sep-16 10:10:44	3
Results: 2022-Sep-16 13:58:19	1 2 0
TC-01-BMC State-Initial	1 2 0
Driving_Charging_Rest	0
Baseline Criteria Result	0
<BMS_State>	0
KnownSOC	0
<Pack_Current>	0
StateRequest	0
Sim Output (BatteryManager)	0

PROPERTY VALUE

PROPERTY	VALUE
Name	KnownSOC
Status	0
Absolute Tolerance	0
Relative Tolerance	1.00%
Leading Tolerance	0
Lagging Tolerance	0

Expected Behavior

Actual Result

TRIGGER

RESPONSE

At trigger-min-time

At trigger-min-time

TRIGGER

RESPONSE

At trigger-min-time

At trigger-min-time

TRIGGER


RESPONSE

At trigger-min-time


At trigger-min-time

→ Test Harness contains a battery model for feedback loop test

Test Integrated Software – Hardware-in-the-Loop Testing





Battery Management Controller Model




Battery Model






Generated codes



Code Generation




Test Integrated Software – Hardware-in-the-Loop Testing



Compatible with any CI platform: Jenkins®, GitHub® Actions, GitLab® CI Pipelines...

Continuous Integration Workflow with Model-Based Design

Process Advisor



How do I define & deploy an MBD workflow?



Prequalify locally to reduce build failures



Reproduce & debug build failures



Integrate Process into CI Platforms


→ auto generate pipeline configuration file

Tasks	I/O	Details
<input checked="" type="checkbox"/> Check Modeling Standards	13	19
<input checked="" type="checkbox"/> Detect Design Errors	2	
<input checked="" type="checkbox"/> Run Tests	11	1
<input checked="" type="checkbox"/> Cancel button		1
<input checked="" type="checkbox"/> Decrement button hold	1	
<input checked="" type="checkbox"/> Decrement button short	1	
<input checked="" type="checkbox"/> Enable button	1	
<input checked="" type="checkbox"/> Increment button hold	1	
<input checked="" type="checkbox"/> Increment button short	1	
<input checked="" type="checkbox"/> Resume button	1	
<input checked="" type="checkbox"/> Set button	1	
<input checked="" type="checkbox"/> TestCase_01	1	
<input checked="" type="checkbox"/> TestCase_02	1	
<input checked="" type="checkbox"/> TestCase_03	1	
<input checked="" type="checkbox"/> TestCase_04	1	
<input checked="" type="checkbox"/> Generate Code	1	
<input checked="" type="checkbox"/> Check Coding Standards	1	
<input checked="" type="checkbox"/> Merge Test Results	1	


The graphical diagram shows a 'DriverSwRequest' block with inputs: enbl, cncl, set, resume, inc, dec. It outputs reqDrv to a 'DriverSwRequest' block, which outputs status to 'crsOut.status'. Other outputs include reqDrv, brakeP, vehSp, key, gear, mode, and targetSp, which connect to various output blocks like 'crsOut.reqDrv', 'crsOut.mode', and 'crsOut.targetSp'.

- ✓ Graphical Front-End to Model-Based Design Build System
- ✓ Interactive Workflows
- ✓ Rapid Iteration

Perform Software Integration Test with Polyspace




System Verification



Hardware-In-Loop Testing of Battery Management System

Testing BMS with Emulated Battery Cells


- Reduce testing time
- Test fault conditions safely
- Automate testing



Automatic Code Generation



Battery Emulation



Measurement
Cell Diagnostic,
Cell Balancing

- Supervisory tasks
- SOC estimation
- Contactor management
- Isolation monitoring
- Fault detection and recovery
- Thermal management
- Current & power limits


```

if (((uint32_T)State_Machine_DW.temporalCounter_i3) < 15U) {
    State_Machine_DW.temporalCounter_i3 = (uint8_T)((int32_T)((ir
    State_Machine_DW.temporalCounter_i3) + 1));
}

if (((uint32_T)State_Machine_DW.is_active_c2_State_Machine) == (
    State_Machine_DW.is_active_c2_State_Machine = 1U;
    State_Machine_DW.is_MainStateMachine = State_Machine_IN_Standk
    *rtv_BMS_State = 0;
    State_Machine_DW.MonitorCurrLimMode = MonitorCurrLimModeType_1
    State_Machine_DW.MonitorCellVoltageMode =
    MonitorCellVo      ModeType_NoCellVoltFault;
    State_Machine_      real32_T) fabs((real_T)((real32_T)
    ((*rtu_Pack      OCKAG3(rtv_Cell_Voltages)))));
    
```



System Qualification Test in HIL





System Qualification Test in HIL

The image displays a comprehensive workflow for system qualification testing in a Hardware-in-the-Loop (HIL) environment. It is divided into several key components:

- Requirements Editor:** Shows a hierarchical tree of requirements (e.g., 6.18 State estimation algorithms, 6.2 BMS Communication) and a detailed view of a specific requirement: "The BMS should update a gauge every 1.5 s." It includes fields for revision information and custom attributes.
- Test Manager:** Displays a list of tests, with "Charging - general" selected. It shows the test's configuration, including the target "BatteryHIL" and various logging options.
- Simulation Data Inspector:** Contains two plots:
 - State of Charge:** A line graph comparing "Actual" SOC (%) with "UKF estimate" over time. The SOC fluctuates between approximately 30% and 90%.
 - Difference between Real SOC and Estimated SOC:** A smaller plot showing the error between the actual and estimated SOC values.
- Command Window:** Shows the execution of a test script (tg) for the "BatteryHIL" target. Key parameters are listed, such as "SessionTime = 3542.8905" and "SampleTime = 0.001000".
- Simulation Data Inspector (Bottom):** Shows multiple time-series plots for "Pack_Voltage" and "Pack_Current" over a 10-second interval, illustrating the system's response to a fault.

Report Generation

Test specification report




Test results report

The report is a multi-page PDF document. The first page shows the test specification for '1. FaultDetection_Test', including a table of symbols and metadata. The second page displays 'Coverage Settings' and 'System Under Test' information. The third page provides a 'Results' summary for the test run on 2022-Sep-19 at 11:48:44, showing a total of 10 passed, 8 failed, and 1 disabled test. The fourth page contains 'Aggregated Coverage Results' and 'Test Result Information'. The fifth page shows 'Test Suite Information' and 'FaultDetection_TestSuite' details. The sixth page includes 'Simulation Mode' and 'System Under Test Information'. The seventh page features a table of test results and two waveforms: 'Fault_Bus_OverCurrent' and 'Harness Inputs.1 Pack_Current'.

Referencde MBD Process for A-SPICE® IEC Certification Kit

4.3.2. SYS.2 System Requirements Analysis

SYS.2 System Requirements Analysis	Outcome 1	Outcome 2	Outcome 3	Outcome 4	Outcome 5	Outcome 6
Output Information Items						
17-00 Requirement	X	X				
17-54 Requirement Attribute		X	X			
15-51 Analysis Results			X	X		
13-51 Consistency Evidence					X	
13-52 Communication Evidence						X
Base Practices						
BP1: Specify system requirements	X					
BP2: Structure system requirements		X				
BP3: Analyze system requirements			X			
BP4: Analyze the impact on the system context				X		
BP5: Ensure consistency and establish bidirectional traceability					X	
BP6: Communicate agreed system requirements and impact on the system context						X




3 Software Engineering Process Group (SWE)

SWE.1 Software Requirements Analysis

2 System Process Group (SYS)


SYS.1 Requirements Elicitation

Base Practice	Measure	Recommended Tool or Functionality	Work Product [Artifacts]
SYS.1.BP1: Obtain stakeholder requirements and requests	Requirements Toolbox can be used to author and exchange (e.g., through ReqIF) requirements. Requirements can trace back to external documents (e.g., .docx, PDF, or .xlsx).	Requirements Toolbox	Customer requirements [Requirements files, generated reports from requirements and models]
	System Composer™ can be used to define semi-formal notations (e.g., sequence diagrams and state charts) to capture stakeholder requirements. Note: Generated reports are used to aid communication with relevant parties. Organizations are expected to use their own communication record methods.	System Composer Stateflow	
SYS.1.BP2: Understand stakeholder expectations	Establish joint review protocols to align expectations (e.g., using checklists). You can use custom attributes in the Requirements Toolbox to tag requirements; these tags can be used for analysis and to review comments. Using Requirements Toolbox™, you can trace to comments and reviews in external documents. To support joint review protocols, you can use the Requirements Toolbox to establish traceability between requirements and prototypical and preliminary architectural designs.	Requirements Toolbox	Analysis Report Customer Requirements [Requirements files, generated reports from requirements and models]
		System Composer	
		Stateflow	



Work Product [Artifacts]
System requirements specification
Interface requirements specification
[Requirements files, generated reports from requirements and models]
Analysis Report [Requirements files, generated reports from requirements and

Key Takeaways




Model-Based Design and Model-Based Systems Engineering enable:

1. **Fast development and realization** of **system and software** architecture and design
2. **Early testing** to detect errors in designs and their realization
3. **Fast and efficient iterations**



Develop **high quality products** following an **efficient Automotive SPICE[®] compliant process**

Reference Workflow for A-SPICE® and ISO 26262



MathWorks
**AUTOMOTIVE
CONFERENCE 2024**
Korea

Thank you



© 2024 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See [mathworks.com/trademarks](https://www.mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.