


MathWorks
**AUTOMOTIVE
CONFERENCE 2023**
Korea

Streamline ASPICE Compliance for SYS and SWE Using Model-Based Design

Sean Ryu, MathWorks



Key Takeaways



Model-Based Design and Model-Based Systems Engineering enable:

- 1. Fast development and realization** of system and software architecture and design
- 2. Early testing** to detect errors in designs and their realization
- 3. Fast and efficient iterations**



Develop **high quality products** following an efficient **Automotive SPICE®** compliant process

Automotive SPICE® – Reference Model

ID:
SYS.5


Name:
System Qualification Test

Purpose:



Outcomes:

Base Practices:



Output Work Products:





SYS.2 System Requirements Analysis



SYS.2 System Requirements Analysis





SYS.2 System Requirements Analysis



Analyze Logical Requirements with the Requirements Table R2022a

- Mathematically rigorous
- Executable through simulation
- Easier to author and maintain than text requirements
- Easier to analyze as requirement set grows
- Reusable for verification activities





Analyze Logical Requirements with the Requirements Table

The screenshot displays the Simulink Requirements Table interface for a model named 'CordLockReqTable_v2'. The interface includes a ribbon with tabs for SIMULATION, DEBUG, MODELING, FORMAT, TABLE, and APPS. The TABLE tab is active, showing various editing and analysis tools. The Requirements Table is displayed in the main workspace, listing 10 requirements with their respective preconditions and postconditions.



Index	Summary	Precondition						Duration	Postcondition
		EvseType	ChargeStatus	SessionStopMsg	PilotStatus	ChargePlug	Vinlet		
1	Requirement 1: Lock when evse compatible	Compatible	ChargeStart						Locked
2	Requirement 2: Unlock during normal shutdown		NrmlShutDown	Received			< 60		Unlocked
3	Requirement 3: Unlock during emergency shutdown static pilot		EmrgShutDown		(X ~= C2) && (X ~= D2)		< 60		Unlocked
4	Requirement 4: Lock for unsafe voltage					Plugged	>= 60		Locked
5	Requirement 5: Unlock when unplugged					NotPlugged			Unlocked
6	Requirement 6: Unlock during emergency shutdown oscillating pilot		EmrgShutDown		(X == C2) (X == D2)		< 60		Unlocked
7	Requirement 7: Unlock SessionStop not recieved		NrmlShutDown	NotReceived			< 60		Unlocked
8	Requirement 8: Unlock when not charging			NotCharging			< 60		Unlocked
9	Requirement 9: Unlock when compatibility not decided	NotDecided	ChargeStart				< 60		Unlocked
10	Requirement 10: Lock when inlet voltage within range							(-5,250)	Locked

The status bar at the bottom indicates 'Ready', '41%' zoom, and 'auto(FixedStepDiscrete)'.

SYS.2 System Requirements Analysis




SYS.2 System Requirements Analysis




Use Traceability Diagrams and Matrixes to Check for Consistency and Completeness

Traceability Diagrams




[Visualize Links with Traceability Diagrams](#)

Traceability Matrix



[Track Requirement Links with a Traceability Matrix](#)

SYS.2 System Requirements Analysis



External Documents

Requirements Managements Tools

Import / Export

ID	Summary	Status
1	BS-SH-0001 References	approved
2	BS-SH-0005 Terms, Definitions and Abbreviations	approved
3	BS-SH-0037 Intended Function	approved
4	BS-SH-0041 Technical requirements	approved
4.1	BS-SH-0042 Battery system requirements	approved
4.1.1	BS-SH-0123 Performance	approved
4.1.1.1	BS-SH-0094 Power	approved
4.1.1.2	BS-SH-0095 Driving range	approved
4.1.1.3	BS-SH-0096 Weight	approved
4.1.1.4	BS-SH-0097 Mechanical integrity	approved

Specify / Structure

ID	Summary	Category	Requirement level
BS-SH-0042	Design space	Integration	Integration and design space
BS-SH-0053	Integration of sub-components	Expenses	Expenses
BS-SH-0064	Expenses	Expenses	Expenses
BS-SH-0066	Cost effective design	Development expenses	Expenses
BS-SH-0067	Lifetime	Lifetime	Call
BS-SH-0068	Operating limits	Performance	Performance
BS-SH-0069	Charging time	ES properties	Performance
BS-SH-0070	Total weight	Total weight	Performance
BS-SH-0071	Power	Power	Performance
BS-SH-0043	Deformation resistance	Mechanical integrity	Performance
BS-SH-0044	Mechanical resilience	Mechanical integrity	Performance
BS-SH-0045	Energy density	Driving range	Performance
BS-SH-0046	Energy capacity	Driving range	Performance
BS-SH-0047	Driving range	Driving range	Performance
BS-SH-0048	Efficiency	Efficiency	Performance



Analyze / Simulate

Trace / Check

Output Work Products


- System requirements
- Interfaces
- Traceability
- Analysis report
- Verification criteria

SYS.3 System Architectural Design



Develop Architectural Design Models with System Composer

Default templates for architecture design



>> systemcomposer

• System Architecture

- Enable the specification and analysis of architectures for model-based systems engineering and software architecture modeling
- Behaviors can be captured in sequence diagram, state charts, or Simulink models


• Software Architecture

- More compatible to Simulink model such as export-function, rate-based, or JMAAB models
- Simulate and generate code from the architecture model as well as having features of System Composer to analyze architecture

• AUTOSAR ASW Architecture (+ AUTOSAR Blockset)

- From the architecture model, adding and connecting AUTOSAR compositions and components, or import a composition from ARXML files
- Export composition and component ARXML descriptions and generate component code (+ Embedded Coder)

Develop Architectural Design Models with System Composer



Develop Architectural Design Models with System Composer

The screenshot displays the Simulink System Composer interface for a project named 'sys_arch_Battery_Functional/HighVoltagePowerSystem'. The main workspace shows a functional architecture diagram with several interconnected blocks:



- Receive energy from AC power supply**: Receives energy from an AC source and converts it to DC.
- Store energy**: Stores energy from the AC source.
- Provide power**: Distributes power to various loads.
- Distribute power to loads**: A central block that manages power distribution to multiple subsystems like 'Traction motor', 'DC-DC Converter', 'AC Compressor', 'PTC Heater', and 'HV'.
- Provide battery state**: Monitors and reports battery status (cell voltage, cell temperature, etc.).
- Communicate information over CAN**: Manages CAN bus communication.
- Monitor battery pack** and **Monitor battery cells**: Specific monitoring blocks for the battery pack and individual cells.
- Protect from over and under voltage**: Implements safety protection for the battery pack.
- Equalize cell voltages** and **Equalize cell temperatures**: Active management blocks for battery health.

At the bottom, the 'Requirements' pane is open, showing a table of system requirements:



Index	ID	Summary
4.5	BS-SYS-0088	Thermal management
4.6	BS-SYS-0089	User Interface
4.7	BS-SYS-0090	Cell balancing
4.8	BS-SYS-0091	Controlling contactor switching
4.9	BS-SYS-0092	High Current Protection
4.10	BS-SYS-0075	Detection of short circuit
4.11	RS-SYS-0076	Shutdown on potential physical damage

The interface also includes a 'Property Inspector' on the right side, currently showing the 'Equalize cell temperatures' block's properties.

SYS.3 System Architectural Design



SYS.3 System Architectural Design




Analyze Architectural Design Models

Example

Properties applied to:

Vehicle

Vehicle Components



Analyze Architectural Design Models with Stereotypes

Define Stereotypes & Profiles using the Profile Editor

System Composer Profile Editor

Describe architecture profiles, stereotypes and custom property sets for use with System Composer architecture models. [show more...](#)

Profile New Profile Open Save X Stereotype New Stereotype X Import into Select ?

Profile Browser

Filter profiles: <all>

- ▼ AUTOSAR
 - ASW_C
 - BSW
 - RTE
 - Runnable
- ▼ FunctionalArchitecture
 - Hardware
 - SOI
 - Software
- ▼ LogicalArchitecture
 - ApplicationSoftware
 - BasicSoftware
 - SafetyFunction
- ▼ PhysicalArchitecture
 - Comm_CAN
 - Comm_Hardwired
 - Fcn_Control
 - Fcn_Sensing
 - Hardware_Electrical
 - Hardware_Electronic
 - Hardware_Hydraulic
 - Hardware_Mechanical
 - Hardware_Sensor

Stereotype Properties

Name: ApplicationSoftware

Applies to: Component Icon

Base stereotype: <nothing>

Abstract stereotype

Description:

► Default Stereotypes for Composition

	Property name	Type	Name	Unit	Default
1	ID	string	n/a	n/a	
2	Name	string	n/a	n/a	
3	Period	string	n/a	n/a	
4	ExecutionTime	uint16	n/a		0
5	FTTI	uint16	n/a		0
6	Task	uint16	n/a		0
7	ROM_size	uint32	n/a		0
8	RAM_size	uint32	n/a		0

Show inherited properties (read-only)

Saved profile: 'LogicalArchitecture'


- Profiles saved as separate artifacts
- Can import profiles into architecture models
- Icon/ Color property for readability

Custom Properties

Stereotypes

Analyze Architectural Design Models with Stereotypes

Apply Stereotype to Architecture



- Multiple stereotypes can be applied to a component

Analyze Architectural Design Models with System Composer

The screenshot displays the Simulink System Composer environment. The main workspace shows a Simulink model titled 'HighVoltagePowerSystem' with components like 'BatteryMonitoring' and 'DigitalIsolator'. The 'Instantiate Architecture Model' dialog box is open, providing a guided process to create an instance model.

Dialog Description:
Create an Instance model from this architecture model by flattening out all referenced models and their components. Such an instance model may be used for system-level analysis expressed as MATLAB functions.

Step 1: Select Stereotypes
Select the stereotypes to make available on the Instance model.

- Cost
 - CapitalCost
 - OperationalCost
 - TotalCost
- FunctionalSafety
 - A_General
- HardwareSoftwareInterfa...
 - Bus_Information
 - HW_Signal
 - PowerSupply
- Profile
 - Stereotype
- SystemFunctions
 - Electrical
 - HW

Strict Mode

Don't see your profile? [Profile Editor ...](#)

Step 2: Configure Analysis

Function
Analysis function:
Function arguments (comma-separated):
>> sys_arch_cost_analysis(instance)



Model Iteration
Iteration Order:

Instance Model Properties
Name:
 Normalize Units



Property Inspector (Right Panel):

NAME	VALUE
Main	
Name	HighVoltagePowerSystem
Stereotype	Add..
CapitalCost	
AcquisitionCost	0
IntegrationCost	0
DevelopmentCost	0
TotalCapCost	0
OperationalCost	
EnergyCost	0
MaintenanceCost	0
TotalOpCost	0
TotalCost	
TotalCost	0
Parameters	
	Select

SYS.3 System Architectural Design



SYS.3 System Architectural Design



Ensure Consistency with Tool Support for Bidirectional Traceability



Requirements ↔ Architecture

	sys_arch_Battery_Physical_	Battery System	Battery Module	Cell Stack	Battery Cell	electrodes	electrolyte	conductors	separator	Battery Managen	BMS Slave	BMS Master	Tray, Housing (S)	System Cover	Sealing	Pressure Safety \	Structural Parts	Service-Disconnect	
sys_req_BatterySystem																			
BS-SYS-0001 References																			
BS-SYS-0005 Terms, Difinitions and Abbreviations																			
BS-SYS-0037 Intended Function																			
BS-SYS-0041 Requirements																			
BS-SYS-0043 Design space											↶	↶	↶	↶					↶
BS-SYS-0053 Integration of sub-components											↶	↶	↶	↶			↶		↶
BS-SYS-0064 Expenses					↶	↶	↶	↶			↶	↶	↶	↶	↶	↶	↶	↶	↶
BS-SYS-0066 Cost effective design					↶	↶	↶	↶			↶	↶	↶		↶	↶	↶	↶	↶
BS-SYS-0067 Lifetime											↶	↶	↶	↶	↶	↶	↶	↶	↶
BS-SYS-0068 Operating limits					↶	↶	↶	↶			↶	↶							


Architecture ↔ Architecture

	sys_arch_Battery_Logical	BatteryPack	BatteryMonitoringUnit	BalancingCircuit	OnBoardCharger	BatteryManagementSystem	CANTransceiver	SafetyContactors	PowerDistributionUnit
sys_arch_Battery_Functional									
BatterySystem									
Communicate Information over CAN							↗		
Monitor battery cells									
Measure cell voltages			↗						
A/D convert cell temperatures			↗						
A/D convert cell voltages			↗						
Measure cell temperatures			↗						
Equalize cell temperature						↗			



SYS.3 System Architectural Design



Automotive SPICE® – Reference Model



SWE.2 Software Architectural Design



Develop Software Architectural Design

The screenshot displays the Simulink software interface for developing a software architectural design. The main workspace shows a block diagram for a Battery Management Controller (BMS) architecture. Key components include:



- Main State Machine** (State Machine): Contains states like ChrgCntctState, InvtCntctState, and FaultPresent.
- SOC Estimation** (SOC_Estimation): A block that receives sensor data and outputs SOC_Est.
- Passive Cell Balancing** (Balancing_Logic): A block that receives BMS_State and outputs BMS_s.

The **Port Interface View** window is open, showing the following table of interfaces for the 'SOC_Est' port:



Interface	Type	Dimensions	Units	Complexity	Minimum	Maximum	Description
SOC_Est	SOC_Est						
SOC_CC	single	6		real	0	1	State of Charge Estimation base
SOC_EKF	single	6		real	0	1	State of Charge Estimation base
SOC_NN	single	1		real	0	1	State of Charge Estimation base
SOC_UKF	single	6		real	0	1	State of Charge Estimation base

The status bar at the bottom indicates 'Ready', '125%' zoom, and 'FixedStepDiscrete' mode.

SWE.2 Software Architectural Design




SWE.2 Software Architectural Design




Describe Dynamic Behavior from Architecture Custom View



- Create a custom subset of components from architecture models by filtering model elements based on criteria such as stereotypes, properties, and requirement links




Describe Dynamic Behavior with Sequence Diagram



SWE.2 Software Architectural Design



SWE.2 Software Architectural Design



External Documents

Requirements Management Tools

➔

Design

Define

	Type	Dimensions	Units	Complexity	Minimum	Maximum
PLANT_BATTERY						
BattV	double	1		real	0	0
BattCurr	double	1		real	0	0
BattPwr	double	1		real	0	0
BattSoc	double	1		real	0	0
HighV	double	1		real	0	0
Cell_Volt	single	6	V	real	0	5
Pack_Vol	single	1	V	real	0	480
Pack_Cu	single	1	A	real	-100	100
Cell_Tem	single	6	K	real	0	333.15
Vout_Ch	single	1	V	real	-500	500
Vout_Inr	single	1	V	real	-500	500

Describe

Evaluate

ECU	Select
ID	'ED1243'
Part_Number	'C124322'
Supplier	'Supplier_1'
Domain	
Sub_Domain	
Cost	0 Euro
Weight	0 Kg

Software Architecture Analysis using Stereotypes

The screenshot illustrates the workflow for software architecture analysis using stereotypes in MATLAB/Simulink. The main window shows the 'SIMULATE' toolbar with the 'Analysis Model' and 'Analysis Viewer' buttons highlighted in red. The 'Instantiate Architecture Model' dialog is open, showing 'Step 1: Select Stereotypes' with 'SoftwareComponent' selected and 'Step 2: Configure Analysis' with 'test2' as the function. The 'Analysis Viewer (Technical Preview)' window displays a table of performance metrics for various components, with the 'Analyze' button highlighted in red. The 'Property Inspector' on the right shows the 'Main' component's properties, including 'Fail Management' and 'SoftwareComp...'.

Instantiate Architecture Model Dialog:

Description: Create an instance model from this architecture model by flattening out all referenced models and their components. Such an instance model may be used for system-level analysis expressed as MATLAB functions.

Step 1: Select Stereotypes

Select the stereotypes to make available on the instance model

- Communication
 - CAN
 - HardWired
 - Hydraulic
 - LIN
 - Mechanical
 - SPI
- ComponentDefinition
 - ControlModule
 - ElectricalDevice
 - MechanicalComponent
 - Motor
 - Sensor
 - SoftwareComponent
 - Stereotype
 - Switch
- FunctionalSafetyLayer
 - Level1
 - Level2

Strict Mode

Don't see your profile? [Profile Editor ...](#)

Cancel **Instantiate**

Step 2: Configure Analysis

Function

Analysis function: test2

Function arguments (comma-separated):

>> test2(instance)

Model Iteration

Iteration Order: Pre-order

Instance Model Properties

Name: MCU

Normalize Units

Analysis Viewer (Technical Preview):

Instances	ExecutionTime	FDTI	FRTI	FTTI	Period	RAM	ROM
MCU	640	50	50	150	10	100	185
Communication	160	50	50	150	5	15	20
Control Function	747	100	100	150	10	9.5	189
ABS	130	50	50	100	5	1.5	31
Actuation Commander	85	100	50	150	5	2	100
ESC	122	70	80	150	10	2	25
Estimator	100	50	100	150	5	1.4	3
FunctionArbitrator	66	50	100	100	5	1	10
SignalProcessing	120	100	50	150	5	0	0
TCS	124	70	70	140	10	1.6	20
Controller_Monitoring	27	10	10	100	10	47	57
Memory Protection Check	0	0	0	0	0	0	0
RAM Test	5	2	2	2	0	2	2
ROM Test	10	2	2	1	0	5	5
Stack Test	0	0	0	0	0	0	0
TPU Test	0	0	0	0	0	0	0
Watchdog	0	0	0	0	0	0	0

Property Inspector:

Architecture	Info
NAME	VALUE
▼ Main	
Name	Fail Management
Stereotype	Add..
▼ SoftwareComp...	Select
Period	10 ms
ExecutionTime	165 us
RAM	5 KB
ROM	15 KB
FTTI	150 ms
FDTI	30 ms
FRTI	30 ms
▼ ControlModule	Select
Purpose	
ID	

Analysis Viewer (Technical Preview):

HOME

New Open Save Delete **Analyze** Arguments Refresh Automatic Overwrite Update



INSTANCE MODEL ANALYSIS REFRESH UPDATE

INSTANCE PROPERTIES


ComponentInstance: MCU

Property	Value	Units	Edit
SoftwareComponent			
ExecutionTime	640	us	
FDTI	50	ms	
FRTI	50	ms	
FTTI	150	ms	
Period	10	ms	
RAM	100	KB	
ROM	185	KB	

SWE.2 Software Architectural Design



SWE.3 SW Detailed Design and Unit Construction



External Documents

Requirements Managements Tools




Design

Define

Type	Dimensions	Units	Complexity	Minimum	Maximum
OUT	PLANT_BATTERY				
BattV	double	1	real	0	0
BattCurr	double	1	real	0	0
BattPwr	double	1	real	0	0
BattSoc	double	1	real	0	0
HighV	double	1	real	0	0
Cell_Volt	single	6	V	real	0 5
Pack_Vc	single	1	V	real	0 400
Pack_Cu	single	1	A	real	-100 100
Cell_Ter	single	6	K	real	0 333.15
Vout_Ch	single	1	V	real	-500 500
Vout_Inr	single	1	V	real	-500 500

Develop Software Unit and Detailed Design

- Detailed design from architecture



Unit design using Simulink

Develop Software Unit and Detailed Design

The screenshot displays the Simulink environment for a Battery Management Controller (BMC) software unit. The main workspace shows a state machine diagram with several sub-components: 'Contactor Management', 'Fault Detection', 'Calculate Current Power Limits', and 'Charge Management'. A dialog box titled 'Create Simulink behavior' is open, providing options to create a new Simulink behavior and export local interfaces to a new shared data dictionary.

Create Simulink behavior

Create a Simulink behavior and, optionally, export local interfaces to a new shared data dictionary.

Type: **Model Reference**


New file name: **SOCestimation**

From Simulink template: **Default**



New data dictionary name: **DD_BMS_Software.sldd**

Property Inspector	
Component	
Architecture	
NAME	VALUE
Main	
Name	SOC Estimation
Stereotype	Add..
Parameters	
	Select


Develop Software Unit and Detailed Design



SWE.3 SW Detailed Design and Unit Construction



SWE.3 SW Detailed Design and Unit Construction



External Documents

Requirements Managements Tools

Design

Define

Type	Dimensions	Units	Complexity	Minimum	Maximum
PLANT_BATTERY					
BattV	double	1	real	0	0
BattCurr	double	1	real	0	0
BattPwr	double	1	real	0	0
BattSoc	double	1	real	0	0
HighV	double	1	real	0	0
Cell_Volt	single	6	V	real	0 5
Flick_Vo	single	1	V	real	0 400
Flick_Cu	single	1	A	real	-100 100
Cell_Ter	single	6	K	real	0 333.15
Vout_Ch	single	1	V	real	-500 500
Vout_Inr	single	1	V	real	-500 500

Evaluate

Evaluate Software Units

Dashboard

DASHBOARD

Open Options Legend

MM Model Maintain... MT Model Testing

Collect

Compliant Non-Compliant

Warning Uncategorized

Report

PROJECT - Architecture

MM - State_Machine x MT - State_Machine x

Filter

MM Model Maintainability - State_Machine

Updated by: nsehgal
Last updated: 9/29/2022, 4:31:01 PM

Component Structure

15 Complexity | 4 Depth | 6 Breadth

Component Interface

4 Input Ports | 1 Output Ports | - Input Signals | - Output Signals

Design Cyclomatic Complexity Breakdown

	Complexity	Distribution
Simulink	1	
Stateflow	15	
MATLAB	0	

Simulink Architecture

	Count	Distribution
Blocks	1	
Signal Lines	5	
Gotos	0	

Stateflow Architecture

	Count	Distribution
Transitions	8	
States	4	

MATLAB Architecture

	Count	Distribution
Lines of Code	0	

ARTIFACTS - Digital Thread

Filter



Name

- State_Machine
 - Functional Requirements
 - Implemented
 - swe_req_BatteryManage...
 - [BS-BMC-SW-2-1-1] I...
 - [BS-BMC-SW-2-1-2] I...
 - [BS-BMC-SW-2-1-3] I...
 - [BS-BMC-SW-2-1-4] I...
 - [BS-BMC-SW-2-2-1] In...
 - [BS-BMC-SW-2-2-2] F...
 - [BS-BMC-SW-2-2-3] F...
 - [BS-BMC-SW-2-2-4] F...


- BMS_SW_Architecture
- sys_arch_Battery_Functional
- sys_arch_Battery_Logical
- sys_arch_Battery_Physical
- sys_arch_Battery_Physical_Hei...
- sys_arch_Battery_VirtualPrototype
- sys_arch_Vehicle
- Battery_Model

DIAGNOSTICS | View 78 errors

SWE.3 SW Detailed Design and Unit Construction



SWE.3 SW Detailed Design and Unit Construction



External Documents

Requirements Managements Tools

Design

Define

OUT	Type	Dimensions	Units	Complexity	Minimum	Maximum
BattV	double	1		real	0	0
BattCurr	double	1		real	0	0
BattPwr	double	1		real	0	0
BattSoc	double	1		real	0	0
HighV	double	1		real	0	0
Cell_Volt	single	6	V	real	0	5
Pack_Vc	single	1	V	real	0	480
Pack_Cu	single	1	A	real	-100	100
Cell_Ter	single	6	K	real	0	333.15
Vout_Ch	single	1	V	real	-500	500
Vout_Inr	single	1	V	real	-500	500

Evaluate

Develop

```


if ((uint32_T)State_Machine_DW.
State_Machine_DW.temporalCount
State_Machine_DW.temporalCou
)
if ((uint32_T)State_Machine_DW.
State_Machine_DW.is_active_c2
State_Machine_DW.is_MainStateM
*rtu_BMS_State = 0;
State_Machine_DW.MonitorCurrLi
State_Machine_DW.MonitorCellVe
MonitorCellVoltageModeType N
State_Machine_DW.Delta = (real
(**rtu_Pack_Voltage) - sum_c
    
```

Develop Software Units – Code Generation

The screenshot displays the Simulink Stateflow environment for a component named 'State_Machine'. The interface is divided into several panes:

- Top Panel:** Contains tabs for SIMULATION, DEBUG, MODELING, FORMAT, APPS, C CODE, and STATE CHART. The 'C CODE' tab is active, showing a toolbar with options like 'Generate Code', 'View Code', 'Open Report', 'Remove Highlighting', 'Verify Code', and 'Share'.
- State Machine Diagram (Center):** Shows a state machine with three states: 'Driving', 'Standby', and 'Charging'.
 - Driving State:** Initial state. Transitions to Standby on '[StateRequest == SRE.Driving && ... InvtCrntctState == Contact.Close]'. Returns to Driving on '[StateRequest == SRE.Driving || ... InvtCrntctState == Contact.Close]'. Transitions to Fault on '[FaultPresent]'.
 - Standby State:** Initial state. Transitions to Charging on '[StateRequest == SRE.Charging... && ChrgCnctctState == Contact.Close]'. Returns to Standby on '[StateRequest == SRE.Charging... || ChrgCnctctState == Contact.Close]'. Transitions to Fault on '[FaultPresent]'.
 - Charging State:** Initial state. Transitions to Fault on '[FaultPresent]'.
- Code Pane (Right):** Shows the generated C code for 'State_Machine.c'. The code includes:
 - Header: `RT_MODEL_State_Machine_T *const State_Machine_M = &State_Machine_M;`
 - Function: `void State_Machine_step(void)`
 - Comments: Describes the chart and its inputs (ChrgCnctctState, FaultPresent, InvtCrntctctState, StateRequest).
 - Logic: A switch statement that updates `State_Machine_DW.is_c2_State_Machine` and `State_Machine_Y.BMS_State` based on the current state and transitions.
 - For `State_Machine_IN_Charging`, it sets `State_Machine_DW.is_c2_State_Machine = State_Machine_IN_Fault;` if `FaultPresent` is true, or `State_Machine_DW.is_c2_State_Machine = State_Machine_IN_Standby;` if `ChrgCnctctState != Close`.
 - For `State_Machine_IN_Driving`, it sets `State_Machine_DW.is_c2_State_Machine = State_Machine_IN_Fault;` if `FaultPresent` is true.

SWE.3 SW Detailed Design and Unit Construction



External Documents

.doc .xls

Requirements Managements Tools

Design

Define

OUT	Type	Dimensions	Units	Complexity	Minimum	Maximum
BattV	double	1		real	0	0
BattCurr	double	1		real	0	0
BattPwr	double	1		real	0	0
BattSoc	double	1		real	0	0
HighV	double	1		real	0	0
Cell_Volt	single	6	V	real	0	5
Pack_Vc	single	1	V	real	0	480
Pack_Cu	single	1	A	real	-100	100
Cell_Ter	single	6	K	real	0	333.15
Vout_Ch	single	1	V	real	-500	500
Vout_Inr	single	1	V	real	-500	500

Evaluate

Model Complexity

Blocks

Stateflow LOC

MATLAB LOC

Deploy

```

if (((uint32_T)State_Machine_DW.State_Machine_DW.temporalCount > State_Machine_DW.temporalCountLimit) ||
    State_Machine_DW.temporalCount > State_Machine_DW.temporalCountLimit)
{
    State_Machine_DW.State_Machine_DW.is_active_c2 = false;
    State_Machine_DW.State_Machine_DW.is_MainStateM = true;
    *rty_BMS_State = 0;
    State_Machine_DW.MonitorCurrLi = false;
    State_Machine_DW.MonitorCellVc = false;
    MonitorCellVoltageModeType_N = false;
    State_Machine_DW.Delta = (real)0;
    (*rtu_Pack_Voltage) - sum_c
    
```


Output Work Products

Detailed Design Software Unit


Interfaces

Traceability


Output Work Products using MATLAB/Simulink Report Generator




Predefined Standard Reports




Report and DOM APIs




Report Explorer



PowerPoint® API




Web View



Embedded Web View

Key Takeaways




Model-Based Design and Model-Based Systems Engineering enable:

- 1. Fast development and realization** of system and software architecture and design
- 2. Early testing** to detect errors in designs and their realization
- 3. Fast and efficient iterations**




Develop **high quality products** following an efficient **Automotive SPICE®** compliant process

Mapping of A-SPICE® Processes to MathWorks Solution



Reference MBD Process for A-SPICE®

IEC Certification Kit



IEC Certification Kit

Reference Model-Based Design Process for Automotive SPICE®

R2022a

3 Software Engineering Process Group (SWE)

SWE.1 Software Requirements Analysis


Base Practice	Measure	Recommended Tool or Functionality	Work Product [Artifacts]
SWE.1.BP1: Specify software requirements	The Requirements Toolbox can be used to author and exchange (e.g., through ReqIF) software requirements. You can also link textual system requirements to system requirements. Additionally, software requirements can trace back to external documents (e.g., DOC, PDF, Excel). System Composer can be used to define semi-formal notations (e.g., sequence diagrams and state charts) to capture software requirements.	Requirements Toolbox System Composer	System requirements specification Interface requirements specification [Requirements files, generated reports from requirements and models]
SWE.1.BP2: Structure software	Requirements Toolbox can be used to group and categorize software requirements to create a hierarchy.	Requirements Toolbox	Analysis Report [Requirements files, generated reports from requirements and

2 System Process Group (SYS)


SYS.1 Requirements Elicitation

Base Practice	Measure	Recommended Tool or Functionality	Work Product [Artifacts]
SYS.1.BP1: Obtain stakeholder requirements and requests	Requirements Toolbox can be used to author and exchange (e.g., through ReqIF) requirements. Requirements can trace back to external documents (e.g., .docx, PDF, or .xlsx). System Composer™ can be used to define semi-formal notations (e.g., sequence diagrams and state charts) to capture stakeholder requirements. Note: Generated reports are used to aid communication with relevant parties. Organizations are expected to use their own communication record methods.	Requirements Toolbox System Composer Stateflow	Customer requirements [Requirements files, generated reports from requirements and models]
SYS.1.BP2: Understand stakeholder expectations	Establish joint review protocols to align expectations (e.g., using checklists). You can use custom attributes in the Requirements Toolbox to tag requirements; these tags can be used for analysis and to review comments. Using Requirements Toolbox™, you can trace to comments and reviews in external documents. To support joint review protocols, you can use the Requirements Toolbox to establish traceability between requirements and prototypical and preliminary architectural designs.	Requirements Toolbox System Composer Stateflow	Analysis Report Customer Requirements [Requirements files, generated reports from requirements and models]


Video Resources: A-SPICE® with Model-Based Design



[Robert Bosch: System Architectural Design According to Automotive SPICE Using the MathWorks toolchain](#)



[Volkswagen: Software Detailed Design for Model-Based Development](#)



[Kugler Maag: Effective Model-Based Development Strategies for ASPICE and Safety Compliance](#)

MathWorks

Accelerate A-SPICE® Compliance with Model-Based Design – Part 1
System Engineering Processes

Mohammad Abu-Alqumsan
IEC Certification Kit
MathWorks
mabuelqu@mathworks.com

Giovanni Vagnoni
Consulting Services
MathWorks
giovanni@mathworks.com

Marc Segelken
Application Engineering
MathWorks
msegelke@mathworks.com

© 2022 The MathWorks, Inc.

[Accelerate A-SPICE compliance with Model-Based Design - Part 1/2 \(Systems Engineering Processes\)](#)

MathWorks

Accelerate A-SPICE Compliance with Model-Based Design – Part 2
Software Engineering Process Group

Mohammad Abu-Alqumsan
IEC Certification Kit
MathWorks
mabuelqu@mathworks.com

Alex Shin
Application Engineering
MathWorks
ashin@mathworks.com

Nukul Sehgal
Application Engineering
MathWorks
nsehgal@mathworks.com

© 2022 The MathWorks, Inc.

[Accelerate A-SPICE compliance with Model Based Design - Part 2/2 \(Software Engineering Processes\)](#)

MathWorks
**AUTOMOTIVE
CONFERENCE 2023**
Korea

Thank you

